January 1995 £ 2.45

RS



THE INTERNATIONAL ELECTRONICS MAGAZINE

MINIAUDIO DAC

Communications in the Eurotunnel

Elockwork

Dolby surround sound: what is it?

epoilov mixtoM references

Self-loading EEPROMS





In next month's issue

- FOCUS ON: Computer-. aided design (CAD) of printed-circuit boards and circuit diagrams
- Dolby surround processor
- MIDI multiplexer
- MOSFET inverter
- The op amp revisited
- Parameters of RF amplifiers
- and others for your continued interest.

Front cover

The photograph shows a digital-to-analogue converter which is intended to be connected directly to a compact disc player or digital cassette recorder. A special feature of the unit is the possibility of feeding its clock signal to the digital sound source to prevent the conversion causing any jitter. Including the power supply, it is contained on a printedcircuit board rather smaller than eurocard size.

Copyright © 1995 Elektuur BV



CONTENTS

APPLICATION NOTE

36 Selecting voltage references Maxim Application

AUDIO & HI-FI

8

5

- Dolby Surround: What is it? How does it work? Based on an article by D. Laues
- 14 PROJECT: Mini audio digital-to-analogue converter Design by T. Giesberts

COMPONENTS

Self-loading EEPROM Type X88C64 28 By our editorial and design staff

COMPUTERS & MICROPROCESSORS

- PROJECT: Debugging 8031/8051 microcontroller 22 systems By Dr M. Ohsmann
- 58 FOCUS ON: Debugging PCs By M. Rathjen

GENERAL INTEREST

- Communications in EuroTunnel's hostile sub-sea environment By Bill Pressdee
- 44 The Digital Solution - Part 2 By Owen Bishop
- 52 **PROJECT**: Quasi-analogue clockwork Design by P. Hogenkamp
- 74 PROJECT: 1-to-3-phase converter - final part Design by B. Yahya

RADIO, TV AND COMMUNICATION

PROJECT: In-line A/V tester for LNCs 73 Design by G. Kleine

MISCELLANEOUS INFORMATION

- 81 Book availability & prices
- 82 Buyers' guide
- 34 Corrections & Updates
- 82 Index of advertisers
- 78 Readers' services
- 81 Switchboard 80
 - Terms of Business

Volume 21 Number 229 ISSN 0268/4519

January 1995



Communications in EuroTunnel's hostile sub-sea environment - p. 5



Dolby surround. What is it? How does it work? - p. 8



Debugging 8031/8051 microcontroller systems - p. 22



Self-loading EEPROM Type X88C64 - p. 28

Elektor Electronics is published monthly, except in August, by Elektor Electronics (Publishing), P.O. Box 1414, Dorchester, Dorset DT2 8YH, England. The magazine is available from newsagents, bookshops, and electronics retail outlets, or on subscription at an annual (1994/95) post paid price of £28.00 in the United Kingdom; air speeded: £35-00 in Europe, £44-00 in Africa, the Middle East and South America; £46-00 in Australia, New Zealand and the Far East; and \$US 59.00 in the USA and Canada. Second Class Postage paid at Rahway N.J. Postmaster: please send address corrections to Elektor Electronics, c/o Mercury Airfreight International Inc., 2323 Randolph Avenue, Avenel, New Jersey, N.J. 07001.

950053-T COMMUNICATIONS IN EUROTUNNEL'S HOSTILE SUB-SEA ENVIRONMENT



EuroTunnel, running 91 m below the waves of the English Channel, is the seabed umbilical which has finally reconnected Britain to Europe after a severance of many thousands of years.

There are three tunnels, each 25 km long, linking Cheriton near Folkestone in the UK and Coquelles, near Calais, in France. Two running tunnels are for trains, and a service tunnel for maintenance staff and maintenance vehicles, which can also provide an emergency evacuation route.

The two terminals have large rail loops with loading and unloading platforms. Shuttle trains which are 750 m long operate at 140 km/h through the tunnel and circulate the loops at the terminals, providing a continuous service for transport of cars, coaches and lorries.

Tourist wagons

The shuttle trains are made up of rolling stock which comprises HGV (heavy goods vehicles) wagons, and double or single-deck Tourist Wagons. International freight and passenger trains between London and continental destinations traverse the tunnel at 160 km/h.

The complexity of operating a major utility of this magnitude has made heavy demands on the design of the communications equipment required for the enterprise. In December 1989, the Anglo-French construction company, Trans-Manche-Link (TML), awarded the channel tunnel communications contract to Motorola Land Mobile Products Sector (LMPS), based at Basingstoke in southern England.

Dedicated team

The considerable scope of the TML communications requirement to be met by Motorola necessitated the setting up of a dedicated channel tunnel team at Camberley near Basingstoke, which was supplemented by a hardware and software design group located at Copenhagen in Denmark. The combined teams have been working closely with TML to design, develop, manufacture and maintain systems designed to operate for 20 years.

Five integral radio systems are involved; this article is concerned primarily with the concession radio system and the shuttle internal radio system, both of which were designed at Camberley. The five systems comprise:

1. Concession radio.

Designed at Camberley and manufactured at LMPS head-

2. Track-to-train radio.

Designed in Denmark and manufactured at Basingstoke, these radios provide communications between the shuttle train driver and control centres in the UK and France.

3. Paging.

Manufactured by the Motorola Paging and Wireless Data Group in Boynton Beach, Florida, the paging system provides communications for management and maintenance personnel in UK terminal areas.

4. Shuttle internal radio.

Designed at Camberley and manufactured at Basingstoke, this system provides a VHF link to car FM radios and onboard driver to captain.

5. Radiating cable (leaky feeder).

This comprises 300 km of tuned UHF cable, of French manufacture, installed in the running and service tunnels and shuttle vehicle. It acts as an antenna for the transmission and reception of radio signals from track to train and concession trunked system, while another application is for the shuttle internal radio.

Design guidelines

System reliability and security were prerequisites in the design parameters adopted. Redundancy in design and architecture was an overarching requirement with duplication of all major items of control equipment, in such a way that radio access is available at any site if a failure occurs. To this end, the trackto-train system uses a hot standby configuration with one controller in the UK and the other in France. The Concession System design arranges that each radio base station is connected to two separate trunk controllers.

The transmission system bearer network interface has been arranged to support this philosophy and architecture as evident in the alternate connection of 'odd' and 'even' base stations and the use of alternating base transmission frequencies on the Concession System.

A number of issues arose owing to the complexity of frequency planning and different usage by the UK and France of the UHF band as well as blocking and intermodulation problems caused by close proximity of equipment in the tunnel environment. These were resolved after prolonged discussion of the plan.

Tough specification

All equipment designed for use in the EuroTunnel has to meet severe environmental criteria. These are much akin to those naval equipment must sustain in tropical usage and imply a marine climate with high humidity and a saline atmosphere. Temperatures may approach 35 °C with high humidity in the equipment rooms towards the centre section of the tunnel system.

In consequence, equipment racks have been fabricated from 2.5 mm marine-grade stainless steel, while all radio and ancillary equipment is fully sealed against ingress of dust and metallic particles, particularly from brake shoes, the necessity for adequate ventilation of units having been taken fully into consideration.

The vibration requirements apply not just to on-board equipment but also to trackside equipment which will be affected by the continual passage of trains at up to 160 km/h. Protection is needed to counter the very high electromagnetic field created by the shuttle locomotives, which is in excess of the normal operating RF/EMC (electromagnetic compatibility) environment of radio equipment and is similar to that specified for military equipment.

6

Particular attention has been paid to earth bonding of equipment and the introduction of EMC/RFI (radio frequency interference) filters in all control lines to radio base station. All major items of control and radio equipment have therefore been tested against IEC (International Electrotechnical Commission) specifications and ETSI (European Telecommunications Standards Institute) Res 9 guidelines.

Fire hazard

The considerable experience gained from operation of London Underground has brought to the project an awareness of the dangers of fire hazard in underground systems. Therefore, a high degree of fire retardency and halogen-free materials have been specified for all exposed equipment and cabling.

The Concession Radio System, which is based on a conventional multi-site, multi-channel MPT1327 trunked radio system, provides general communications in all three tunnels for operations and maintenance staff and to despatchers in the UK and France rail control centres.

The staff are equipped with hand portable transceivers and provide a back-up system for the EuroTunnel train drivers; they are also fitted in the shuttle terminal transport vehicles that operate in the service tunnel.

Control channels

Therew are two separate control channels available at each base station. Each supports a number of traffic channels providing both speech and data communication between operations and maintenance hand portables, and to the control centres, and speech between mobiles and portables and the PABX (private automatic branch exchange) network and also outbound PSTN (public switched telephone network) connections.

The types of speech call supported are: individual speech calls, group speech calls, group broadcast calls, despatcher calls, PABX calls and outbound PSTN calls. The data calls supported are: status calls, despatcher data calls and mobile text messages.

The architecture of the Concession System divides it into three areas: the UK Terminal (one base site); the Tunnel Zone, incorporating all three tunnels; and the French Terminal (three base sites). There are 35 radio base station sites each serving all three tunnels. Each radio base station comprises two sections, each controlled via the bearer network from separate trunk controllers to provide redundancy. In the terminal areas, the base stations use conventional antennas, whereas in each of the three tunnels each base station is connected to the leaky feeder.

A tunnel site serves a 1500 m tunnel section and is linked separately, via bearer circuits, to trunk controllers in both the French and UK terminals. Odd-number tunnel sites are connected in parallel before presentation to the respective trunk controllers, as are the even-number tunnel sites.

Internal radio

The Shuttle Internal Radio System is a hand portable to hand portable radio system for use within the EuroTunnel tourist wagons. It can also be accessed from the Train Captain's Control Panel position in each locomotive cab.

The system can be used to provide public address and intercommunications and to act as an emergency telephone. Leaky feeder cable is fitted throughout the train connected by PCM (plug compatible manufacture) links in each wagon and terminated at each end of the train by a repeater base station fitted in the locomotive. This enables the crew to use their hand portable when moving throughout the train.

The portables transmit on a common base receive frequency on one of 20 available CTCSS (continuous tone control squelch system) channels and each end repeater votes its locally received signal against the remote received signal, routed via the throughtrain PCM link. Each end repeater transmits on one of two base transmit frequencies, and the portables scan on each of the 20 channels between these two frequencies. This is necessary to provide coverage over the length of a full rake (a line of wagons coupled together as one unit) train as the losses in wagon couplers preclude coverage from one end of the train only.

Tourist trains are provided with a VHF FM (88–109 MHz) transmitter and tape system to provide two channels of prerecorded audio, one in English, the other in French, for reception in tourist vehicles. This is known as the On Train Passenger VHF Service. It makes use of the leaky cable system provided for the Shuttle Internal Radio System.

Produced and published by ELEKTOR ELECTRONICS (Publishing)

Editor: Len Seymour Technical Editor: Jan Buiting

Editorial & Administrative Offices: P.O. Box 1414 DORCHESTER DT2 8YH England Telephone: (01305) 250 995 (*National*) or +44 1305 250 995 (*International*)

Fax: (01305) 250 995 (*National*) or +44 1305 250 996 (*National*)

U.K. Advertising Office: 3 Crescent Terrace CHELTENHAM GL50 3PE Telephone: (01242) 510 760 Fax: (01242) 226 626

International Advertising Office: Elektuur BV P.O. Box 75 6190 AB BEEK The Netherlands Telephone: +31 46 38 94 44 Fax: +31 46 37 01 61

Subscriptions: World Wide Subscription Service Ltd. Unit 4, Gibbs Reed Farm Pashley Road TICEHURST TN5 7HE **Telephone**: (01580) 200 657 (*National*) or +44 1580 200 657 (*International*) **Fax**: (01580) 200 616 (*National*) or +44 1580 200 616 (*International*)

Head Office: P.O. Box 75 6190 AB BEEK The Netherlands Telephone: +31 46 38 94 44 Telex: 56617 (elekt nl) Fax: +31 46 37 01 61 Managing Director: Johan H. Boerman Deputy Managing Director: Menno M.J. Landman Editor-in-Chief/Publisher: Pierre E.L. Kersemakers Commercial Manager: Karel van Noordenne

Distribution: SEYMOUR 1270 London Road LONDON SW16 4DH

Printed in the Netherlands by NDB, Zoeterwoude

Overseas editions: FRANCE Elektor sarl Les Trois Tilleuls

B.P. 59; 59850 NIEPPE Editor: G.C.P. Raedersdorf

GERMANY

Elektor Verlag GmbH Süsterfeld Straße 25 5100 AACHEN Editor: E.J.A. Krempelsauer

GREECE Elektor EPE Kariskaki 14 16673 Voula—ATHENA Editor: E. Xanthoulis

INDIA Flaktor Flag

Elektor Electronics PVT Ltd Chhotani Building 52C, Proctor Road, Grant Road (E) BOMBAY 400 007 Editor: C.R. Chandarana

ISRAEL Elektorcal P O Box 41096 TEL AVIV 61410 Publisher: M. Avraham NETHERLANDS Elektuur BV Peter Treckpoelstraat 2–4 6191 VK BEEK Editor: P.H.M. Baggen

POLAND Elektor Elektronik 02–777 Warszawa 130 Skrytka Pocztowa 271 Editor: W. Marciniak

PORTUGAL Ferreira & Bento Lda. R.D. Estefâni, 32-1°

1000 LISBOA Editor: F. Ferreira de Almeida

SPAIN Resistor Electronica Aplicada Calle Maudes 15 Entlo C. 28003 MADRID Editor: Agustin Gonzales Buelta

SWEDEN Electronic Press AB Box 5505 14105 HUDDINGE Editor: Bill Cedrum

DOLBY SURROUND

What is it? How does it work?

Based on an article by D. Laues

description of Dolby Surround must of Anecessity start with its background, which is in film making. The production of film sound is different from music-studio practice, if only because it evolved separately and, for the most part, earlier. The film industry developed facilities for recording, synchronization amd complex mixes from several sound sources long before the first multi-track sound only reproduction equipment was developed. In fact, many of these techniques antedated the advent of magnetic recording. When filmmakers could not find equipment to implement those techniques, they invented and built it themselves.

One of the most complex systems in the film industry was Cinerama (an early form of widescreen cinematography shot with three adjacent cameras for presentation with three projectors on overlapping panels to form a continuous picture and using seven sound tracks). However, for financial and production reasons, film makers looked for alternative systems.

Involvement of the audience is what films endeavour to achieve and it does not matter whether the means to that end is dramatic or technical. Placing sound sources around the audience has been used universally for almost a decade. But the history of surround sound started with the 35 mm four-track format, which had, however, a narrow and therefore slightly noisy surround track. It was adequate for loud sounds, however, and when it was not in use, a pilot signal on the track shut it off. Fims in 70 mm gave full-width quality on the surround track, making it possible to use subtler sounds and effects.

One of the systems to evolve in the mid 1970s was Dolby Stereo[™], which was first used in the film Star Wars. In this system, the stereophonic reproduction is extended by a centre channel at the front and a surround channel at the rear of the audience. The centre channel serves to close the gap between the left-hand and right-hand channels; it makes dialogue more intelligible and more natural. The surround channel gives the sound a spatial effect. In cinemas the surround channel is usually reproduced by a number of small loudspeakers that are placed in the form of a U at the back and sides of the theatre. This system is widely used, because it places the information of the four channels on only two tracks of the film, which makes copying simple (which is, of course, important for the film industry). Moreover, it makes Dolby Stereo fully compatible with normal stereo, which means that films made in Dolby Stereo can be run by a standard stereo

installation (special effects are, of course, not heard then).

At the time of writing (mid 1994) more than 4000 feature films use Dolby Stereo. Since these films can be viewed at home, either on TV or by video cassette, the Dolby Laboratories introduced, in 1982, a system for consumer applications: Dolby Surround[™]. This early system was followed in 1987 by Dolby's Pro Logic decoder, which is similar to the professional Dolby Stereo system as far as characteristics and quality are concerned.

How does it work?

A simplified block schematic of a Dolby Stereo encoder, used in the film industry, is shown in Fig. 1. It shows how the four channels are combined into two film sound tracks. As far as signals in the centre channel are concerned, this is fairly simple: they are attenuated by 3 dB and then added, in phase, to the left-hand and right-hand channels. The signal in the surround channel is also attenuated by 3 dB and then passed through a bandpass filter, which limits the frequency band to 100 Hz to 7 kHz. It is subsequently applied to a Dolby B compressor and then, phase shifted by -90°, to the right-hand channel, and by +90° to the left-hand channel. The chopping of frequencies below 100 Hz in the surround channel is to protect the surround speakers, which are usually a deal smaller than the front speakers and thus unable to handle these low tones. The limiting to 7 kHz and the compressing provide the required noise reduction. Both measures ensure that any sibilant splatter caused by phase and amplitude errors in the centre channel are reproduced via the surround channel (which would be both unnatural and annoying).

Matrix decoder

A decoder is required to derive the original four channels from the two film sound tracks. This may be an active device (to which will be reverted) or a passive, so-called matrix, decoder. In the latter, the two missing channels are regained mainly by application of sum and difference processes. The basic design of such a decoder is shown in **Fig. 2**. It is seen that the left-hand and righthand channels are derived directly from the two sound tracks, while the centre channel is formed by adding the two sound tracks together.

The process of obtaining the surround channel is rather more complex. The difference of the two sound tracks is delayed by 20–60 ms, so as to make it impossible for



Ray Dolby was born in Portland, Oregon, in 1933, and received a B.S. degree in electrical engineering from Stanford University in 1957. From 1949 to 1952, he worked on various audio and instrumentation projects at Ampex Corporation, and from 1952 to 1957 he was mainly responsible for the development of the electronic aspects of the Ampex video tape recording system. After he was awarded a Marshall Scholarship, followed by a National Science Foundation graduate fellowship, he left Ampex in 1957 for further study at Cambridge University in England where he received a Ph.D. degree in physics in 1961, and was elected a fellow of Pembroke College. During his last year at Cambridge, he was also a consultant the the United Kingdom Atomic Energy Authority.

In 1963, he took up a two-year appointment as a United Nations adviser in India, and returned to England in 1965 to establish Dolby Laboratories in London. Since 1976 he has lived in San Francisco, where his company has established further offices and laboratories.

Dr Dolby holds a number of patents and has written papers on video tape recording, long wavelength X-ray analysis, and noise reduction. He is a fellow and past president of the AES (Audio Engineering Society), and a recipient of its Silver Medal Award. He is also a fellow of the British Kinematograph, Sound and Television Society, the SMPTE (Society of Motion Picture and Television Engineers), and a recipient of its Samuel L. Warner Memorial Award and Alexander M. Poniatoff Gold Medal, In 1979 he and his colleagues received the Scientific and Engineering Award of the Academy of Motion Picture Arts and Sciences.

the listener to determine the exact (sound) location of surround speakers close to him. This is essential, because the first wave front must come from ahead, since that must remain the direction of orientation.

The signal is then passed through a bandpass filter, after which a Dolby expander restores the original dynamics.

The main advantage of a passive decoder is the simplicity of its design. A drawback is, however, that the design does not provide good channel separation. The maximum attainable separation between the four chan-

The Dolby Stereo trademark is used in prints and movie advertisements to denote a Dolby Stereo motion picture and is found only on pre-recorded VHS cassettes that employ B-type decoding on the two standard linear tracks. Furthermore, Dolby Stereo only appears on videocassettes or films that are licensed by Dolby Laboratories. Dolby System may be found on B-encoded cassettes of non-Dolby Stereo films that were released theatrically in four-track magnetic stereo or Academy mono. Therefore, no Dolby logo will be found on a video disc; although the LaserDisc is a high-quality medium, it does not employ Dolby noise reduction. Similarly, while the linear tracks on a VHS cassette might say 'Dolby Stereo', the 'VHS Hi-Fi' logo is not accompanied by any Dolby trademark.

Home surround decoders licensed by Dolby Laboratories have carried the 'Dolby MP Matrix', whose exact meaning was a mystery to most people. To remove this mystery, and to indicate the presence of Dolby Laboratories on the growing number of non-Dolby B home video formats, a new trademark, Dolby Surround, was introduced. The new logo appears on licensed decoders, replacing Dolby MP Matrix, as well as on all forms of video release, including the non-Dolby B stereo formats such as VHS and Beta Hi-Fi. Thus, Dolby Surround indicates the presence of stereo audio with surround information recorded and encoded with a Dolby DS-4.

Obtaining the Dolby Surround logo means that a manufacturer adheres to the basic outline provided by Dolby Laboratories. In general, licensed decoders have to contain:

- Metered input calibration to optimize levels for different VCR and videodisc output levels.
- A basic L-R surround matrix to extract the out-of phase surround information.
- A delay line, not only for time coherence



of information that is both in the surrounds and front speakers, but also to reduce the perceptibility of unintentional surround leakage, especially the sibilant 'splatter' sometimes caused by azimuth errors. The recommended delay range for home decoders is 10–30 milliseconds (Dolby Cinema Processors are adjustable from 30 to 100 ms because of the larger frontto-back size of motion picture theatres).

 A7kHz low-pass filter. This is the highfrequency cut-off chosen by Dolby Laboratories to prevent bothersome hiss coming from surround speakers in theatres during quiet or inactive periods. The relatively steep HF roll-off also helps reduce delay-line noise and rear-channel sibilant splatter.

- A modified Dolby B-type decoder. *L-R* masters contain this modified B-type decoding on the surround-channel information to aid the low-pass filter in noise reduction and masking of sibilant breakthrough. It should be noted that the two tracks on a Dolby Stereo *L-R* always employ A-type noise reduction that is decoded at some stage prior to video cassette duplication. The modified B-type decoding remains on the surround channel.
- An output stage with a ganged master level control.

Even though dialogue (speech or music) in home stereo playback seems natural coming from the phantom centre, many believe that the addition of a centre speaker helps to lock the dialogue to the image on the television receiver, with benefits observable even on 19-inch (48 cm) sets. In large living rooms, especially, a centre channel can help stabilize the dialogue (which is almost always in the centre) for those seated next to a front (left-hand or right-hand) speaker.

nels is shown in Fig. 4.

Pro Logic (active) decoder

Analysis of the output signals of a matrix decoder shows various weaknesses: the two main channels contain information not only from left and right tracks, but also constituents from the centre and surround channels, since these have not been filtered out. Moreover, the surround channel contains constituents from the difference signal, while the centre channel contains parts of both the left and right track.

It is clear that the main task of an active decoder is to improve appreciably the chan-

nel separation. This is why it is provided with dynamic direction compensation. The Pro Logic decoder analyses the composition of the signal as far as phase, amplitude and frequency are concerned and generates the necessary correction signals. If, for instance, at a certain instant the left-hand and righthand signals are identical in amplitude and



Fig. 1. Simplified block diagram of a Dolby Stereo[™] encoder. Note that this is used only in the film industry.



Fig. 2. Block diagram of a Dolby Matrix decoder. Note that this also is for use with film sound tracks only.

phase, the decoder rightly acts as if this mono signal belongs in the centre channel. It then increases the gain of the centre channel and lowers that of the left-hand and right-hand channel to ensure that the total sound volume remains the same.

Active decoders usually have four voltage controlled amplifiers, whose gain is adjusted by the programme material. This selective amplification increases the channel separation between the main and auxiliary channels from 3 dB to 35 dB. Although some perfectionists feel that this is still a low figure, practice has shown that greater channel separation is not necessary, since the four channels form a unified sound source.

The block diagram of the Pro Logic decoder is given in Fig. 3. It shows that the basic matrix and preliminary processing of the surround channel signals are identical to those of Fig. 2. An addition is the dynamic direction compensation which controls the four voltage-controloled amplifiers (VCAs). In the very latest types of decoder, the entire signal processing and compensation are effected by digital levels. The audio signals are converted into digital levels by an ADC (analogue to digital converter) and processed by a signal processor and suitable algorithms. Filtering and gain control are also by digital levels. The signal delay of the surround channel is effected by DRAMs (dynamic random access memories).

The channel separations obtained with a Pro Logic decoder are shown in **Fig. 5**.

Domestic surround

As mentioned before, since Dolby Stereo makes use of only two sound tracks, the sound may be reproduced by any standard stereo installation to which a decoder and an additional pair of loudspeakers have been added. This compatibility with stereo is perhaps the strongest point of the system: it enables the pleasure of listening to surround sound to be removed from the cinema to the living room.

Apart from the fact already mentioned that thousands of feature films have been made in Dolby Stereo, there are many CDs available with original Dolby Stereo film sound tracks (continental Europe: 300+; UK 1000+; USA: thousands). And, of course, many of



Fig. 3. An active decoder provides dynamic direction compensation, which analyses the signal and continuously adjusts the output levels of the four channels via voltage-controlled amplifiers (VCAs).

these film are shown on television. As the TV stations broadcast the original film sound, this can be reproduced in the living room. Consequently, there is a plethora of suitable decoders available from all self-respecting manufacturers: Denon, JVC, Pioneer, Sony, Tshiba, Yamaha, and many others. Prices are coming down, too.

Most of these decoders have a number of additional features. Often there is an integral noise generator which is useful for adjusting the levels of the four channels. An auto balance compensates for differences in output level of the TV. And, of course, there is the inevitable remote control. Some decoders also have provision for connecting a subwoofer: the necessary cross-over filter is already fitted in the decoder. Whether a subwoofer is required depends, of course, on what speakers are already available with the existing audio system.

When buying a decoder or decoder/amplifier for Dolby Surround, make sure that the unit carries the original Dolby logo preceded by the two mirrored Ds and Pro Logic underneath it as shown on the preceding page. Whatever the salesman tells you, equipment that is not so fitted or which carries an incomplete logo is suspect and should not be bought (at least not for the present purpose).

Loudspeakers

A typical loudspeaker array as used in cinemas is shown in **Fig. 6**. To the main speakers for the left-hand and right-hand channel have been added one or more speakers for the centre channel and a series of smaller speakers for the surround channel at the rear and sides of the theatre.

The setup in a domestic living room is rather simpler as shown in **Fig. 7**. Two small speakers for the surround channel and one for the centre channel in addition to the existing stereo speakers are normally sufficient.

There may be some confusion as to what type of loudspeaker should be used for the surround systems. A number of manufacturers offer special sets of speakers and many people will wonder whether there is a need for these. The answer is yes and no. No, emphatically no, as regards the main speakers which should be standard hi-fi units: normally ese will be the existing ones. As far as the surround channel is concerned, the usual hifi speaker is really too good for this, since the frequency range is limited to 100 Hz to 7 kHz



Fig.4. The channel separation provided by a passive decoder is not particularly good.



Fig. 5. The control system of an active decoder substantially improves the channel separation.



nose

Lingineers Ltd

manual. Please contact Those Engineers Ltd, 31 Birkbeck Road,

Please contact Those Engineers Ltd, 31 Birkbeck Road, LONDON NW7 4BP. Tel 0181-906 0155, FAX 0181-906 0969.



Fig. 6. In a cinema the additional channels are usually reproduced by quite a number of loudspeakers.

(why use an expensive speaker that goes down to 40 Hz or even 20 Hz?)

The importance of the centre channel must not be underestimated, because this is a real pillar of the Dolby system. Film makers correctly maintain that the centre of the sound of a feature film contains much information, since there virtually all dialogue between actors and actresses take place, as well as much other action. It is at this centre that a standard stereo installation provides no reproduction. Add to this that in most cinemas the left-hand and right-hand speakers are (of necessity) far apart, and it is clear that many viewers find correct localization of the sound impossible.

All this is, of course, not terribly important in the living room, but it illustrates the point that the speaker for the centre channel must be of reasonable quality, although it need not be as large as the main speakers, because it does not handle so much bass



Fig. 7. In a domestic living room, to the existing loudspeakers can be added an additional speaker for the centre channel and two small speakers for the surround channel.

power (-3 dB with respect ton the main speakers—see **Fig. 1**). The best pplace for the centre channel speaker is near, but not too close to, the TV set. If too close, the magnet of its drive unit may adversely affect the TV picture. Note, however, that there are speakers available with magnetic screening.

Next month's issue will include a DIY decoder for Dolby Surround.

MINI AUDIO DAC

Design by T. Giesberts

A digital-to-analogue converter is described, which is intended to be connected directly to a compact disc player or digital cassette recorder. A special feature of the circuit is the possibility of feeding its clock signal to the digital sound source to prevent the conversion causing any jitter. Including the power supply, it is contained on a printed -circuit board that is somewhat smaller than eurocard size.

S triving for perfect sound reproduction sia a way of life for many audio enthusiasts. To that end, this magazine published a digital-to-analogue converter (DAC) in 1992 which had several switched digital outputs. Although the present unit is rather different to the earlier one, it still combines good audio properties with compact construction and reasonable cost.

The converter may be built into an existing compact disc (CD) player, or it can be constructed in a dedicated enclosure for use as a stand-alone unit.

Circuit description

The circuit is dominated by two ICs: interface receiver IC_2 and D/A converter IC_3 .

The S/PDIF input signal is applied via K_1 to inverter IC_{1a}, which, owing to R_2 and R_3 , operates as a analogue amplifier with a gain of 16 dB. The edges of the output signal of the inverter are enhanced by IC_{1b} and then applied to IC₂.

Crystal X_1 provides a clock of 16 MHz in the absence of an input signal. Resistor R_6 and capacitor C_6 constitute the time constant for the internal PLL-VCO (phaselocked loop voltage controlled oscillator). Network R_5 - C_5 - D_1 resets the clock switching section of the IC when the supply is switched on.

The sampling frequency of the received signal is indicated by $D_2,\ D_3$ and $D_4.$ These LEDs are controlled via outputs S_1 and S_2 of IC₂, with IC_{1c} and IC_{1d} functioning as buffers. Output DEF switches on D_6 via T_1 if the signal has preemphasis.

Diode D_5 is an error indicator which is controlled via output ERR. Depending on the nature and type of interference on the input signal, this output is not always active, but often provides short pulses. Network R_{16} - C_9 - D_7 enables the circuit to react to these pulses also: it causes the output of the converter to be muted for some tenths of a second when an error occurs. The error signal is buffered by IC_{1e} before it is applied to the mute input of IC₃.

A number of signals is applied to IC_3 by IC_2 : the sampling rate clock, LRCIN; the

bit clock, BCKIN; the deamphasis switching signal, MD and MC; and, depending on the status of jumper JP_1 , the oscillator clock, XTI.

The deemphasis must be set according to the three sampling frequencies: in this description it will be assumed to be 44.1 kHz. Note that preemphasis is used only with older CDs. This is just as well, because the internal digital deemphasis is the weak point of IC₃: it shows a deviation of almost 1 dB with respect to the theoretical correction characteristic.

The system clock for the converter is provided by IC_2 or by X_2 . This crystal may have a value of $256 \cdot f_s$ or $384 \cdot f_s$, where f_s is the sampling frequency of the applied data. The frequency is set by a logic level applied to pin 23 via jumper JP₂.

If a quartz crystal is used, it must also serve as the system clock for the equipment to which the converter is connected. This means, of course, that only one piece of equipment can be connected to the converter, but this will normally not create a problem.

If IC_3 derives its clock from IC_2 , via JP_1 , the clock frequency is determined by the input signal. This may create a difficulty, however, because the stability of the system clock is all-important for a delta-sigma converter. All jitter and noise are reflected in the audio spectrum and the noise shaping used in this type of con-



verter suppresses these spurious signals only partially. A quartz clock gives much better performance as far as the dynamic range and the signal-to-noise ratio in the audio band are concerned. It is, therefore, advisable to use a separate quartz clock for IC₃ and not use the clock derived by IC₂ from the received data stream.

This arrangement resembles that of a CD player and stand-alone converter. Such a combination uses two links: one for the digital audio data and the other for interconnecting the system clock between the two units. Although this means an extra link, it is a very good way of obtaining the best from the combination.

The additional output required when the quartz oscillator is used as the system clock for the equipment connected to the converter is provided by IC_4 via Tr_1 and K_2 . Since the frequency is 8, 192–18.432 MHz, the link between the two units must be 75 Ω coaxial cable.

The transformer prevents an earth loop forming. The specified core material provides excellent coupling so that the theoretical transformation ratio is achieved in practice.

Capacitor C_{22} ensures that the screen of the coaxial cable remains at ground potential. Resistor R_{10} damps any oscillations that may arise in open-circuit conditions, while R_{11} limits any reflections occurring when the cable is not terminated correctly

Main parameters

tereo multi-level noise-shaping delta-sigma digital-to-analogue converter
Sight times digital oversampling filter
ntegral digital deemphasis
system clock may be connected to CD player or DAT recorder for minimum jitter
lominal input voltage: 0.5 V into 75Ω
lominal output voltage: 2 V r.m.s. (R _{joad} ≥600 Ω)
requency range: 10 Hz to 20 kHz, +0 dB, -0.5 dB
ignal-to-noise ratio: >110 dB, A-weighted
HD+noise at 0 dB and 1 kHz: <0.0025% (measuring bandwidth limited to 30 kHz)
Channel separation: >100 dB at 1 kHz; >75 dB at 20 kHz
Ion-linearity: <0.2 dB at signal levels up to -100 dB

to one.

In the connected equipment, the coaxial cable is linked to the input of the IC to which the crystal of the original system clock was connected. It is thus necessary to make sure that the system clock in that equipment is similar to that in the converter. The cable must be terminated by a $75\,\Omega$ resistor and connected to the IC input via a 1 nF capacitor. The level at this pin is about $1.5~V_{pp}.$

The analogue, third-order lowpass filter in IC₃ gives 0.2 dB attenuation at 20 kHz, which is not sufficient, so that an external filter has been added. This is especially important when 1-bit equipment is used owing to the high noise level present above 20 kHz.

The filter is a fourth-order type based on IC_5 , which provides the wanted slope. To ensure equality of the two channels, the



Fig. 1. Circuit diagram of the mini audio digital-to-analogue converter.

The PCM1710U

The PCM1710U from Burr-Brown is a multi-bit, fourth-order delta-sigma digital-to-analogue converter (DAC). The diagram shows the various functions provided by the device. The serial interface accepts 16-bit and 20-bit data formats from most current DSPs or AES/EBU interfaces. As an option, the 16-bit I²S bus format may be used. To be compatible with systems to come, the device also has a double-speed mode (in which data at twice the current sampling rate of 44.1 kHz can be processed).

The PM1710U makes an analogue volume control superfluous, because it has an integral, preset logarithmic 127-step attenuator, which may be controlled by a 7-bit code (not used in the present converter, since that would have meant an additional processor). A soft-mute circuit, which prevents spurious signals entering the IC, has been added to the electronic amplitude control.

Before the digital data reach the IC, they are passed through an FIR filter with $\times 8$ oversampling. This gives a damping factor of -62 dB outside the audio band.



Here also, if needed, does deemphasis take place at digital level. The ripple in the passband is 0.008 dB.

The basis of the PCM1710U is a newly developed multi-bit delta-sigma converter. The advantage of this over 1-bit converters is the lower oversampling frequency. This results in a more equal distribution of noise over the audio band, which in turn gives a better signal-to-noise ratio at higher frequencies. Moreover, the circuit is much less sensitive to clockinduced jitter. The signal-to-noise ratio is about 100 dB, and the manufacturers specify a dynamic range of 98 dB. Distortion+noise amount to 0.0025%. An additional stage in the IC protects it against externally generated jitter and interference.

The pulse-width-modulated output signal of the IC is reconstructed by an internal passive second-order filter and an active first-order filter. The CMOS op amp used for this delivers up to $3.2 V_{pp}$ to a load of 5 k Ω .

The PCM1710U, which is housed in a 28-pin SOIC case, requires a single power supply of 5 V.



Fig. 2. Printed-circuit board for the D/A converter (overlay on opposite page).



Fig. 3. How to construct the output transformer for the clock signal.

filter components need a tolerance of 1%; Table 1 gives the values for a Butterworth and a Bessel characteristic. The components specified in the parts list have a value that gives a compromise between these characteristics.

The op amps also function as amplifier/buffer. Their gain raises the 3.2 V_{pp} output of IC₃ to 2 V_{rms} at K₃ and K₄. Buffering is needed because the op amp in IC₃ must

see a load of $\ge 5 \text{ k}\Omega$. The op amps draw a fairly large bias current, resulting in a rather large voltage drop across R_{17} - R_{21} and R_{25} - R_{29} , which is compensated by presets P_1 and P_2 .

Relay Re₁, in conjunction with T₂ and T₃, mutes the clicks caused by on and off switching of the supply. The supply voltage to these transistors, which are cascaded, is 25 V. When the supply is switched on, it takes a few seconds (time constant R₃₄-R₃₅-C₄₇) before T₃ conducts. Resistor R₃₆ arranges for T₃ to function as a current source so that the current through the relay has virtually no ripple in spite of the low value of C₄₆.

Transistor T_2 ensures that relay is deenergized rapidly when the supply is switched off, since it will cut off as soon as its base potential, derived from voltage divider R_{33} - R_{34} , drops below 1 V. This value may be altered slightly as required by changing the value of R_{33} .

The circuit uses supply voltages of $\pm 8 \text{ V}$ for the analogue section and $\pm 5 \text{ V}$ for the digital section. These supplies are isolated from one another up to IC₃ by transformer Tr₂. Resistors R₃₇ and R₃₈ limit the charging current to C₅₁ and decouple the

supply lines for RF. The value of C_{51} is higher than usual to reduce the ripple on the supply lines to the digital section to a minimum. The supply line to IC₃ is additionally decoupled for RF by L₁. The supply lines to IC₅ are additionally decoupled for RF by L₂ and L₃.

Construction

The converter is intended to be built on the printed-circuit board in **Fig. 2**. Note that a number of components must be soldered in place upright.

If polypropylene instead of polystyrene capacitors are used for C25-C28 and C30-C33, the filter characteristic will be slightly less accurate. The capacitors should be matched on a capacitance meter to ensure that their values in the two channels are identical. Deviations between the channels are far more disturbing than a somewhat less accurate filter characteristic. The type of filter is an individual choice. A Bessel type has no overshoot or ringing and the impulse response lacks oscillatory behaviour, but its frequency response is rather less selective than that of a Butterworth type. Also, the latter has good transient characteristics.

Output transformer Tr_1 is formed by laying a 15-turn primary and a 5-turn secondary winding on to a G2-3/FT12 toroidal core as shown in **Fig. 3**. Windings as shown keep capacitive coupling to a minimum. After soldering the terminals in place, fix the transformer on the board with a few drops of appropriate fast-setting glue.

Circuit IC_3 is a surface-mount device (SMD). Such a device is best fixed with a



Fig. 4. The D/A converter constructed as a stand-alone unit.



AUDIO & HI-FI

18

drop of glue: make sure that the pins are in the correct position, and then solder the pins in place.

The answer to the question of whether to use a dedicated crystal for the system clock or not depends on what purpose the converter is to serve. If it is intended to improve the performance of a CD player, open the case of this and note the value of the crystal (modern players use only a single crystal). If the frequency is 11.2896 MHz or 16.9344 MHz, the clock of the converter may be used. In other equipment, such as a DAT recorder (but not a CD player), with a sampling frequency of 48 kHz, the crystal must be 12.228 MHz or 18.432 MHz or, if the sampling frequency is 32 kHz, the crystal should be 8.192 MHz or 12.288 MHz. If so, the clock of the converter may be used. Remove the relevant crystal (and the two customary ceramic capacitors) from the CD player (or DAT recorder) and use it as X_2 in the converter circuit. If the frequency is the lower of the pair stated, set the link of jumper JP₂ between 1 and 2; if the higher of the two, set the link between 2 and 3. Also, set the link of JP₁ between 2 and 3.

The system clock from the converter is connected to the free pins on the relevant IC in the CD player (or recorder). Which way around is quickly seen on the circuit diagram of the equipment. If this is not available, solder the link in place: if the player does not work, reverse the connections.

If the crystals frequencies are different from those given, the converter clock can not be used as the system clock. In that case, omit X_2 and use the system clock of IC₂ by placing the link on JP₁ between 1 and 2. The clock output circuit based on IC₄ and Tr₁ can also be omitted.

Solder pins in the LED positions so that the diodes can be fitted directly on the front panel of the enclosure (if used) and linked to the pins by short lengths of equip-



Fig. 5. Measurement results of prototype. (a) The frequency characteristic is virtually straight at 10 Hz, but at 20 kHz the deviation resulting from the output filter is about 0.4 dB. (b) Crosstalk between the two channels. (c) Non-linearity of the converter becomes only noticeable between -90 dB and -100 dB. (d), (e) and (f) are Fourier analyses of a 997 Hz output signal; at (d) the clock for the converter was derived from the digital input signal via the YM3623B; at (e) the converter had a dedicated crystal that was also linked to the CD player; the distortion residue of the 997 Hz signal is clearly visible (THD about 0.001%). The rising of the audio band above 20 kHz is typical of a noise-shaping DAC. The falling off above 50 kHz is caused by the analogue output filter. The noise in the audio band is here almost 30 dB lower than at (d). (f) shows the same situation as in (e), but without the analogue output filter. Note that the noise in the audio band is appreciably higher.



Fig. 6. Suggested front panel for the D/A converter (not available ready made) (scale 3:4).

Butterworth

Attenuation at 20 kHz (filter + DAC): about 0.3 dB R_{18} , R_{20} , R_{26} , $R_{28} = 10.7 k\Omega$, 1% R_{19} , $R_{27} = 3.65 k\Omega$, 1% R_{21} , $R_{29} = 3.16 k\Omega$, 1% C_{25} , $C_{30} = 1 nF$, 1% C_{26} , $C_{31} = 1.5 nF$, 1% C_{27} , $C_{32} = 560 pF$, 1% C_{28} , $C_{33} = 330 pF$, 1%

Bessel

Attenuation at 20 kHz (filter + DAC): about 1 dB R_{18} , $R_{26} = 6.49 k\Omega$, 1% R_{19} , $R_{27} = 2.87 k\Omega$, 1% R_{20} , $R_{28} = 5.49 k\Omega$, 1% R_{21} , $R_{29} = 2.49 k\Omega$, 1% C_{25} , $C_{30} = 820 \text{ pF}$, 1% C_{26} , $C_{31} = 1.5 \text{ nF}$, 1% C_{27} , $C_{32} = 560 \text{ pF}$, 1% C_{28} , $C_{33} = 330 \text{ pF}$, 1%

Table 1. Component values for different types of filter.

ment wire. The LEDs are not required if a common system clock is used.

The board may be built into a CD player or constructed as a stand-alone unit (see **Fig. 4**). If the latter, a suggested front panel layout is shown in **Fig. 6**. Make sure that the audio output sockets at the rear of the enclosure are in line with the relevant connections on the board. Also, sockets are required for the system clock (if used) and the digital audio signal. These must be connected to the board by short lengths of coaxial cable. Finally, a mains entry with integral fuse and a mains on/off switch must be fitted

Adjusting the presets

Connect a multimeter (set to lowest direct voltage range) to one of the the outputs of the converter. Switch on the mains and let the circuit warm up for 10-15 minutes. Do not apply an input signal and adjust the relevant preset for zero reading. Connect the multimeter to the other output and adjust the other preset for zero reading.

Parts list

Resistors: $R_1, R_{11} = 75 \Omega$ $R_2, R_{24}, R_{32}, R_{36} = 100 \Omega$ $R_3 = 10 k\Omega$ $R_4 = 10 \Omega$ $R_5 = 18 k\Omega$ $R_6, R_{10} = 270 \Omega$ $R_7 = 1 M\Omega$ $R_8 = 2.2 \Omega$ $R_9, R_{13} = 560 \Omega$ $R_{12}, R_{14} = 680 \Omega$ $R_{15} = 470 \Omega$ $R_{16} = 22 M\Omega$ $R_{17}, R_{25} = 47.5 \text{ k}\Omega, 1\%$ $R_{18}, R_{19}, R_{26}, R_{27} = 4.64 \text{ k}\Omega, 1\%$ R_{20} , $R_{28} = 7.87 \text{ k}\Omega$, 1% $R_{21}, R_{29} = 4.99 \text{ k}\Omega, 1\%$ $R_{22}, R_{30} = 2.55 \text{ k}\Omega, 1\%$

 $R_{23}, R_{31} = 2.00 \text{ kΩ},$ 1%

 $\begin{array}{l} {\rm R}_{33} = 820 \; {\rm k}\Omega \\ {\rm R}_{34} = 10 \; {\rm M}\Omega \\ {\rm R}_{35} = 1.5 \; {\rm M}\Omega \\ {\rm R}_{37}, \, {\rm R}_{38} = 5.6 \; \Omega \\ {\rm P}_1, \, {\rm P}_2 = 10 \; {\rm M}\Omega \\ {\rm preset} \end{array}$

Capacitors:

Tel: +44-1332-674929 $C_1 = 10 \text{ nF ceramic}$ C2, C16-C21, C23, C36-C39, C42, C43, $C_{48}, C_{50} = 100 \, nF$ ceramic $C_3, C_4 = 10 \text{ pF}$ $C_5 = 100 \text{ nF}$ $C_6 = 8.2 \text{ nF}$ $C_7, C_{22} = 47 \text{ nF ceramic}$ $C_8 = 4.7 \,\mu\text{F}, 63 \,\text{V}, \text{ radial}$ $C_9 = 15 \, nF$ $C_{10} = 47 \text{ pF}$ $C_{11} = 39 \text{ pF}$ $C_{12}, C_{13}, C_{34}, C_{35}, C_{40}, C_{41}, C_{49} = 10 \,\mu\text{F},$ 63 V, radial C14, C15 = 100 µF, 10 V, radial C_{24} , $C_{29} = 2.2 \mu F$, polypropylene, pitch 5 mm C₂₅, C₃₀ = 820 pF, 1%* $C_{26}, C_{31} = 1.5 \text{ nF}, 1\%^*$ C₂₇, C₃₂ = 560 pF, 1%* C₂₈, C₃₃ = 330 pF, 1%* C_{44} , C_{45} , C_{51} = 1000 µF. 16 V, radial $C_{46} = 22 \ \mu F$, 40 V, radial C47 = 2.2 µF, 63 V, radial *polystyrene (preferred) or polypropylene

Inductors:

 $L_1 - L_3 = 47 \ \mu H$

Semiconductors:

 $\begin{array}{l} D_1, D_{11} = 1N4148\\ D_2, D_6 = LED, yellow, low current\\ D_3, D_5 = LED, red, low current\\ D_4 = LED, green, low current\\ D_7 = BAT85\\ D_8 - D_{10} = 1N4002\\ B_1 = B80C1500 \ rectifier \ bridge \end{array}$

Issue 7	Fwo - December 1994 includes:-
Gain Linear T	ransistors - Better Specs - Better Sounds?
Avalance Sof	t Recovery Diodes - Lower RFI?
Plicaps - Low	er Impedance, but do they sound better?
Loudspeaker	Upgrading - Solen Polypropyleues at the value you want!
The Apex Por	wer Amplifier - Designed in 1987, but still going strong!
Vishay Bulk F	Foil Potentiometer - The best continuous volume control?
Sonic Link G	reen 75 OHM - Better CD to D-A, but how about the TV reception?
The Impossib	ble Dream - Up to 100 Watts Single Ended Class A!
Elektor Ampl	ifier Projects - AP can supply the parts you need.
High Perform	ance Car Audio - A challenge for Audiophiles?
Basement Ba	rgain Bin - Which parts at Silly Prices this time? *
Plus Readers	Prizewinning Letters and much more.
<i>Issue 2 a</i> 1995 Subs	vailable early December - Send £1 or 5x19p stamps scription £5 (overseas £10) includes December 1994 issue
	AP Electronics Audiophile Parts at Affordable Prices
	Hotline For Free Technical Advice -
Ta	el: 01332-674929 <u>9-10am</u> Mondays-Sundays
ALLEY	1995 CATALOGUE now available - £4.95 (or FREE with your next £40 + order)
	Please make cheques payable to "Audiokits"
Cr	redit Card Telephone Order Hotline 01332 674929

 $T_1 = BC547B$ $T_2 = BC516$ $T_3 = BC517$

Integrated circuits:

 $IC_1 = 74HCU04$ $IC_2 = YM3623B (Yamaha)$ $IC_3 = PCM1710U (Burr-Brown)$ $IC_4 = 74HC86$ $IC_5 = NE5532$ $IC_6 = 7808$ $IC_7 = 7908$ $IC_8 = 7805$

Miscellaneous:

- $JP_1, JP_2 = 3\text{-way PCB header with link} \\ K_1-K_4 = audio socket (chassis mounting) \\ K_5 = 2\text{-way terminal block, pitch 7.5 mm} \\ Core for Tr_1 = G2-3/FT12 \\ Enamelled copper wire 0.7 mm dia. (for winding Tr_1) as required \\ Tr_2 = mains transformer, 2×9 V, 3.3 A \\ X_1 = crystal, 16 MHz \\ X_2 = crystal, 11.2896 MHz or 16.9344 MHz \\ Re_1 = relay with 2 change-over contacts, coil 12 V, 10 mA \\ Enclosure, ESM ET24/04, 180 mm deep$
- (Maplin)
- PCB Order No. 940099-1

[940099]

DEBUGGING 8031/8051 MICROCONTROLLER SYSTEMS

Getting a microcontroller system to function properly is no mean task, not even for the truly initiated. Such systems typically look dead as a doornail even if the slightest malfunction exists. The hardware and software described in this article enables recalcitrant 8051/8031 based systems to be scrutinized in great detail using only a PC and a simple test adaptor.

Hardware and software by Dr. M. Ohsmann

THE measurement adaptor proposed here will cost you not more than a fiver for the hardware. Together with the 'Analystor' (for 'analyser/storage') software distributed via the *Elektor Electronics* Readers Services, the adaptor functions as a kind of digital oscilloscope or logic analyser, and is suitable for many purposes.

The test system allows many signals and their relations to be examined in that crucial phase immediately after the reset pulse. The concept is also useful for testing other clock controlled systems. Bus contention and other problems can be analysed with the aid of timing diagrams written by the test program in the form of files. These files are useful for study, reference and analysis.

In nearly all cases, a microcontroller system comprises a CPU (central processing unit) and a program memory in the form of EPROM. If, for instance, the 80C32/8051 single-board computer described in Ref. 1 is built and fitted with an EMON51 EPROM (Ref. 2), it is safe to assume that the hardware design and the software are all right. However, if nothing works when the system is switched on, many users find themselves hopelessly lost for assistance. An even more complex situation arises if you do not know if the program in EPROM is correct, or if the hardware is an experimental design which is being powered up for the first time. Very few designs work first time!

Many of you will be able to avow that the strangest things happen without any apparent logic, as long as there is a single connection error or bus short-circuit anywhere in a microcontroller system. In such cases, one is often desperate for reassurance that the processor properly executes the first few instructions after a reset. That, unfortunately, is not as simple as it looks. The reset pulse is often pretty long, (several hundred milliseconds), and is a bit difficult to time accurately when generated by an *RC* network. Once the processor starts, things appear to happen at lightning speed: an 8051 running at a 12-MHz clock, for instance, executes at least five instructions in the first 10 µs after the reset. To be able to examine what is going on at such high speeds requires either very expensive test equipment, or a bright idea. The main problem is, obviously, the speed. So, why not reduce the clock speed, and



make a 'slow motion' recording of what is going on in the system? The PC can be exploited for this purpose, i.e., it can be used to generate the slow clock as well as the reset signal for the microcontroller system under test. After the reset, the processor is clocked so slowly that it becomes possible for the PC to read and display a set of essential signals. In fact, the software supplied for this project displays up to 17 signals on the computer screen, allowing you to monitor, for instance, all databus or address bus activity. The timing diagram is triggered appropriately by the PC itself, so that all memory read/write operations become visible. In short, the PC stretches the time scale during which otherwise almost elusive signals occur.

Using a very slow clock requires the processor to have a so-called static structure. Actually, the inspiration to develop the present debugging system came from the news that a static version of the 8051, the AT89C51 from Atmel, is now available. Apart from being capable of fully static operation (i.e., clock speed actually down to 0 Hz) this new processor, another derivative of the 'generic' 8051, also boasts four EEPROM memories. Actually, the above concept functions properly only with the AT89C51, because a normal 8051 has a minimum clock frequency of about 3.5 MHz. In practice, however, a large number of processors do allow quasi-static operation, although that is not specified by the manufacturer. Among the MCS-51 derivates successfully used in this respect are:

Atmel AT89C51 (fully static) AMD P80C31BH MHS P-80C32 Signetics SC87C51CCN40 Philips 80C51BH-3 Siemens 80C535

Obviously, the concept proposed here can be transferred to other processor types, or, indeed, any other logic system capable of static operation, of which the behaviour during the first few hundred microseconds after the reset pulse is to be examined for the purpose of fault-finding. Interestingly, the software for the test adaptor is written in Turbo-Pascal 5.0, and the relevant source files are supplied on disk along with the executable program. Modifications to meet individual requirements are, therefore, relatively simple to make.

The measurement adaptor

The measurement adaptor, whose circuit diagram is given in Fig. 1, is connected to the PC via the RS232 interface. As already mentioned, the PC generates the reset and clock signals for the system under examination. This is achieved by using the RTS and DTS handshake lines available on the PC's RS232 port. Two more handshake lines. DSR and CTS, are used to read signals from the system into the PC. The conversion to TTL level is accomplished by the cheap and generally available MAX232 integrated circuit. Next comes a 74HCT541 which functions as a buffer and LED driver. All four signals are visualized by LEDs. The adaptor is best connected to the system under test via a set of small clip-on probes, as shown in the introductory photograph. In a number of cases, the adaptor may be connected in parallel to the relevant lines in the system under test. That can be done by virtue of the high current capacity of the HCT541. In effect, the 541's signals will simply override the clock and RST signals in the system.

The 5-V supply voltage for the test adaptor should be taken from the system under test, and connected permanently before the latter is powered up. Separate supplies must not be used because the order in which the circuits are switched on then becomes an important factor to the microcontroller.

Connecting up to the 80C32 SBC

To illustrate the practical use of the test adaptor, we use the popular '80C32 single-board computer' (SBC) described in Ref. 2 as an example. Interspersed with the descriptions below are hints on how to use the test adaptor with other microcontroller systems.

RESET connection

Many microcontroller systems have a 'reset' push-button, which pulls the processor's reset input, or a control



Fig. 1. This simple test adaptor, plus a clever program running on a PC, allows every step, however fast and misguided, of an 8051-type microcontroller to be traced.

input of a watchdog circuit, high or low. The test adaptor is connected directly to the reset input of the relevant system. The software allows the user to determine the length of the reset pulse, and select between an activehigh or active-low reset pulse level.

The 'case' for the 80C32 SBC looks as sketched in **Fig. 2**. The adaptor controls the reset input by charging



Fig. 2. Connecting the analyser to the test adaptor.

and discharging a capacitor. The (simple) logic analyser incorporated in the software which runs on the PC has adjustable safety margins as regards the length of the reset pulse. This is done to make sure that the processor is out of its reset state when it is clocked and monitored. During reset, the software generates the clock pulses needed by the 8051/80C32.

CLOCK signal

The clock signal supplied by the adaptor is used to clock the processor in the system under test, see **Fig. 2** again. In most cases, an externally connected quartz crystal is used to supply the system clock in conjunction with the on-chip oscillator. The CLOCK output of the adaptor is simply connected to one of the quartz connections. With the 40-pin DIL package 8051, pin 19 is recommended. Different pin numbers may be have to be used with other (N or C-MOS) processors. Use the data sheets to make sure of the connection.

TRIGGER input

If an 8051-based system is under test, this input should be connected to the PSEN line of the processor. The logic analyser software uses the trigger signal to start the actual measurement and analysis. The software allows you to select between a high or low trigger level. With the 8051, 'trigger-polarity low' is selected because any program memory access is flagged by PSEN going low. With other controller systems, a connection to the read or write line may be useful. COMPUTERS AND MICROPROCESSORS



Fig. 3. This is how an 8051 should read from an EPROM.

INPUT connection

24

INPUT is the test probe proper of the analyser. It is used to connect to various signals in the system, one at a time, for analysis on the PC. For instance, all data bus or address bus lines can be picked one by one. Thanks to the advanced storage and display options of the analyser software, these signals (17, plus CLOCK) may be watched simultaneously on the PC monitor. That enables you to see exactly which data is present on the bus at a specific time. Switch S1 is used to set the non-actuated level of INPUT, for instance, if it is connected to a bus line which can go into high-Z state. In position 'high', the analyser sees a logic high level. In position 'AUTO', it sees the CLOCK signal. In this way, the analyser software is capable of establishing that a line is in high-Z state.

Mini logic analyser software

The simpler the hardware, the more powerful the associated software. The test adaptor is linked to the PC via a standard RS232 cable with pin-to-pin connections. The test probes are not connected yet, because the software has to be started first. The analyser software on being run starts by loading a configuration file (if found), which contains the selected operating parameters. Next, the analysis is started. Since the test probes are not connected yet, the software reports a trigger error. Now press some keys to see the main functions of the test system. Type ? to get a list of the available commands and functions, and also to go into adaptor test mode, which should be run before hooking up the probes to the microcontroller system. On returning to 'normal' mode, you are ready to commence the measurement proper.

The measurement cycle

The measurement cycle starts by actuating the RESET line. In our example, the reset line must be active low. Next, the PC waits a period of which the length (in ms) is set by the RESET-ON parameter. The delay serves to await the charging or discharging of a capacitor which is nearly always present on the reset line in the system under test. Next, the PC generates clock pulses, because most microcontrollers, including the 8051, require a clock signal to complete the reset cycle. The number of clock cycles produced by the PC is defined by the value of the RESET-CYCLES parameter. You can also define whether a clock cycle means 'low-to-high' or 'high-to-low'. Next, the measurement proper starts

with the so-called PRE-TRIGGER phase. Clock cycles are then generated by the PC. After changing the level on the CLOCK line, the PC waits a short while before measuring the levels of the TRIGGER and INPUT lines. The relevant values are written into the PC's memory. The RESET line is held low (actuated) for a period whose length corresponds to the value assigned to the RESET-CYCLES parameter. The pre-trigger phase ends when the TRIGGER level drops low. From then on, the processor is running.

The signals measured from then on are captured, stored in the PC's memory, and displayed later. If the trigger signal fails to toggle after a certain time, (TRIGGER-TIMEOUT), the PC ends the pre-trigger phase of its own.

After triggering, the RUN phase



Fig. 4. Screendump produced by the Analysator software. The object is a 80C31 processor starting the EMON51 monitor.

starts. The PC continues to supply clock pulses. The number of these pulses is defined by the STORAGE DEPTH parameter — the maximum value is 3,000. The levels measured by the TRIGGER and INPUT probes are captured and stored into the PC's memory.

Next, the display phase is started. The chronograms for CLOCK, TRIG-GER and INPUT are displayed on the top three lines of the screen. The lines below show memorized signals labelled 0 through 7, and A through H. To copy the current INPUT signal to, say, memory '6', simply press the corresponding number on the PC. To be able to view all eight datalines at the same time, start by sampling databus line DB0, until a stable signal is obtained on the PC screen. Next, copy the signal to memory '0'. Do the same for the other databus lines, copying their timing diagrams to the respective memories.

A cursor function is available to get a better view of the state of a number of signals at a specific time. The current level of the lines is marked by a '1' or a '0' at the cursor location. The upper line on the PC screen shows the state of the eight signals 0 through 7 or A through H in hexadecimal notation, allowing single addresses and data to be traced in a comfortable way. The entire screen can be scrolled horizontally to enable the results of longer test periods to be examined also.

High-Z recognition

Bus lines in microcontroller systems can be switched high, low or to a highimpedance (high-Z) state. To be able to



Fig. 5. The same as Fig. 4, but this time with two (purposely made) hardware errors on the board.

detect the latter state reliably, a slightly better measurement method is actually required than offered by the present test adaptor. Fortunately, there is a trick to overcome the adaptor's limitation in this respect. Assuming that there are no propagation delays, a logic signal in a microcontroller system can only change on a clock transition, while it remains steady during a clock cycle. With S1 set to AUTO-Z, and INPUT connected to a bus line in high-Z mode, the level at INPUT changes in the middle of the clock cycle. Provided AUTO-Z is selected, the analyser software is capable of detecting this, and putting a z at the appropriate location on the PC screen. In this way, open-circuited IC inputs are also detected. It should be noted, however, that the high-Z detector functions only if the 'cycle' has been defined properly (low-high or highlow). Because of their relatively highvalue pull-up resistors, port lines of the 8051 which produce a 1 (high level) are also marked as 'high-Z'.

25

Example analysis

An example analysis will be carried out on a properly working 80C32 SBC fitted with an AMD 80C31 controller and an EMON51 system monitor. The first instructions executed by the processor are

0000	020203LJMP 203H
0203	75D000MOV PSW, #0

The timing diagram in Fig. 3 shows how an 8051 gets access to the contents of an EPROM. Provided no read or write operation is performed in the external data memory, two program memory access operations occur in every machine cycle. Each machine cycle has a length of 12 clock oscillator clock cycles. An MCS-51 instruction takes either one or two machine cycles (except the MUL and DIV instructions). So, a memory access operation takes six oscillator periods. During the first period, the databus is in high-Z mode, while ALE and PSEN are logic high. During the next two periods, the lowerorder address byte is switched to the multiplexed data/address bus. When ALE has dropped low, the value is stored in the address latch during periods 3 through 6. During periods 4, 5 and 6, PSEN drops low also, which marks that the EPROM has actually copied its data on to the databus.

Let us continue to trace the individual instructions with the aid of the screendump shown in **Fig. 4**. To assist in understanding what the multitude of data is all about, the lines LA (lower address), TD (transferred data), MC (machine cycle) and ADR (address)



Fig. 6. Track layout and component mounting plan of the printed circuit board designed for the test adaptor (board available ready-made through the Readers Services).

were added manually. The first line, C, shows the clock signal of the 80C31. Then comes the PSEN signal on the T (trigger) line. The INPUT line, I, shows the ALE signal. Memory lines 0 through 7 contain the levels captured on the multiplexed address/data bus. Signals A through H show the eight low-order address lines of the EPROM. The first access to the EPROM for the first instruction starts on the third clock period. This instruction, LJMP (opcode: 02), is read from address 0000 in the EPROM. During the next EPROM access operation, the 80C31 fetches the first (high-order) byte of the jump address from address 0001 in the EPROM. Next, the second machine cycle of the LJMP instruction starts. During the first EPROM access operation of this cycle, the low-order byte of the jump address (value: 03H) is fetched from EPROM address 0002. The second access is a dummy operation, again fetching the code 03H from address 0002. These dummy operations are typical of the 8051 family of microcontrollers, and tend to complicate the reading operations for the desired signals.

During the next machine cycle, the instruction MOV PSW,#0 is executed. The next two EPROM access operations transfer the bytes 75H and DOH correctly. The complete address can not be determined on the basis of the displayed signals, because the highorder address byte is not captured. If desired, that may be done in a second pass, which is not difficult. Before that is done, however, it is recommended to run a thorough check on all address lines during the first EPROM access operation. As you can see, the system allows each step of the microcontroller to be traced with great accuracy.

Finding the error

Let us deliberately create a fault on the 80C32 SBC, and see what happens if we hook up this board to the present test system. Looking at multiplexed address/data bus as part of the analysis shown in **Fig. 5**, it is seen that AD0 remains low all the time, and AD6, high. Apparently, these lines never go into high-Z state. And that, you guessed it, pinpoints the errors on the board: address line AD0 is short-circuited to ground, and AD6 to +5 V. Incidentally, the high-order addresses (port P2 of the 80C31) must always be at 00H.

Now let us see what the processor is actually doing during the first few cycles. The first ALE-low condition causes a value 40H to be written into address latch. Although the 80C31 has produced the value 00, the permanently high level of AD6 causes a wrong address to be copied to the address latch. Although the EMON51 EPROM contains the value 'FFH' at address 40H, the processor actually reads back 'FEH' because AD0 is permanently low. The opcode OFEH happens to mean: MOV R6,A, is one

machine cycle long, and occupies one Consequently, the second byte. EPROM access operation in the first machine cycle is nothing but a dummy. Next comes the second machine cycle, which yields the second instruction. At this stage the instruction counter in the 80C31 reads '1'. However, since AD0 is at 0 all the time, the address latch is again loaded with the value '40H'. Subsequently, another opcode 'OFEH' is fetched. The dummy memory access operation with this instruction, by the way, is to address 42H this time, as a result of the changed state of the instruction counter. This address in the EPROM again contains 'FFH', which is read as 'FEH' by the processor. Another 'MOV R6,A' instruction is executed without making any sense. This continues endlessly until the hardware fault is removed and the system is reset.

As shown above, apparently simple hardware errors may cause rare and very hard to understand signals. That is why there is a golden rule in microcontroller debugging: if you find a hardware error, eliminate it. Do not try to understand what it does to the software; pursuing that cause is often trivial and a waste of time.

Finally, those of you who are struggling with a faulty 80C32 single-board computer running the EMON51 monitor may use the screendump in **Fig. 4** as a reference to see how the system **should** start up after a reset.



Phone (0432) 355 414 (Access and Visa welcome) Niche Software 22 Tavistock Drive, Belmont, Hereford, HR2 7XN. Please Note: Since PCB designer is so easy to use, and to keep costs down, PCB Designer has an On-Line manual, in Windows Help format. A FREE tutorial is also supplied. looking for.....

ICs TRANSISTORS SEMIS ? especially those hard to find ? Why not give us a buzz? WE STOCK A MASSIVE RANGE

We specialise in devices with the following prefix (to name but a few):

2N 2SA 2SB 2SC 2SD 2SJ 2SK AN BA BC BD BDT BF BFR BFY BFX BU BUK BUT BUV BUW BUZ CA DTA HA IRF LA LB LC LF LM M MC MJ MJE MM MPS MPSA MPSU NE RC SAA SAB SDA SI SL SN STA STK STR TA TBA TC TDA TIP TEA TL UAA ULN UPC XR ZN ZTX + daily arrival of new numbers.

ALSO RESISTORS*CAPACITORS*CHOKES*CABLES LEADS*CONNECTORS*VIDEO HEADS*DRIVE BELTS SWITCHES*TTL*CMOS*OP AMPS*VOLTAGE REGS SPECIAL FUNCTION*TRANSFORMERS ETC ETC ETC

WE SPECIALISE IN PHONE & FAX MAIL ORDERS BY CREDIT CARD Callers & Mail orders welcome CRICKLEWOOD BROADWAY LONDON NW2 3ET TEL 081 452 0161 & 081 450 0995 FAX 081 208 1441 CATALOGUE DUE OUT AUTUMN 1994

Other applications

Debugging an 8051-based microcontroller system often involves testing RAM and port access operations also. Here, it pays to use an EPROM emulator into which a short test program is blown. To test port P1, for instance, the following little program is used:

start	INC	P1	
	SJMP	start	

Similarly, check write operations to, say, address 2345H with the aid of the following program:

start	MOV	DPTR, #2345H
	MOV	A, #0A5H
	MOVX	@DPTR, A
	SJMP	start

In some cases, it is desirable to view more cycles at the same time. Fortunately, that is catered for by the program.

The operation of the **80C535 single-board computer** (Ref. 3) can be analysed without problems using the present system if you set the 'cycle' definition parameter to LOW-HIGH, and inject CLOCK at pin 39 of the CPU. The use of the 'Analystor' program and the associated measurement adaptor is not limited to microcontroller boards. In fact, the tester may be used with almost any logic circuit which can be made to work from an externally applied clock. In the worst case, a PCB track or two may have to cut to enable the clock signal to be injected. Circuits that can be analysed and debugged in this way. include those containing counters, PALs or GALs.

It will be clear that the present debugging system is simple, and will not enable you to find any error 'spot-on'. With a little dexterity, however, most, if not all, malfunctions can be recognized. A broken PCB track, for instance, may cause one and the same signal to look different at two different points in the circuit. So, check if two (supposedly) equal signals are actually equal. Short-circuits between data bus lines may also be quite elusive and pose baffling problems.

Construction

The test adaptor is best built on the printed-circuit board shown in **Fig. 6**. This board and the associated

Analysator software is available readymade through our Readers Services. The board is fitted in a small plastic box. The 'external' elements are the 9way sub-D socket, switch S_1 , wires for the 5-V supply from the system under test, the four probe wires and the associated LEDs. (940117)

References:

1. 80C32.8051AH-BASIC Single-board computer, *Elektor Electronics* May 1991.

2. Short course 8051/8032 microcontrollers and assembler, Elektor Electronics (Publishing) book, ISBN 0 905705 38 6.

3. 80C535 Single-board computer, *Elektor Electronics* February 1994.

More on the same subject:

Debugging the 8031 series, *Elektor Electronics* November 1994.

SELF-LOADING EEPROM TYPE X88C64

Xicor's X88C64 SLIC[™] (self-loading integrated code) IC is an 8Kx8 EEPROM with an internal address decoder and a multiplexed data/address bus. The memory consists of two independent arrays with a size of 4Kx8. Another special feature of the SLIC[™] is that it has a non-volatile code downloader which makes program development a lot easier for the popular 80xx and 68xx microprocessors.



By our editorial and design staff. Source: Xicor Inc.

OMPLEX and expensive development tools never seem to have boosted the popularity of any microcontroller. In general, the easier-going the software development and debugging tools, the wider the acceptance of a particular device. Arguably, an EPROM emulator is the cheapest development tool which can be used almost universally. One side of the emulator is connected directly to the socket for the EPROM which contains the system software. The other side is connected to a PC which is used to (cross-) assemble, debug, and download machine code to the emulator, using, for instance, the Jedec, IntelHex

or Motorola file formats.

Although an EPROM emulator is a cost-effective and fairly easy to handle software development tool, there are easier solutions. Xicor, with the introduction of its X88C64 SLIC EEPROM, shows the way.

Essentially, a microprocessor system in which SLIC routines are used can be programmed via the regular serial interface. The SLIC contains a compact library of routines which are, in principle, started automatically after a reset. The only requirement as regards the machine code is that a 3byte code block ('header') is transmitted before the data. Software is available for MS-DOS PCs to make IntelHex files compatible with the SLIC protocol.

Both 4-K memory arrays inside the X88C64 contain SLIC routines. Version Beta 2.1 has 256 instructions in the upper part of the memory bank (1F00H - 1FFFH), and 240 bytes in the lower bank's address range, just above the interrupt vectors (0030H - 011FH). The address division is shown in **Fig. 1**. The user's application code should avoid these areas as part of its code segment, otherwise it will overwrite the SLIC. All user programs may use the memory segment between 0120H and 1F00H.

The SLIC programming routines form part of the software, and may be found in both memory arrays. During programming, the EEPROM array which is not in use is not accessible for about 5 ms. Consequently, software from the other array has to be used during that period. The X88C64 comes with the reset vector at address 0000H pointing at 0030H, so that the processor jumps to the start of the SLIC segment after a reset. To enable your own program to be launched at power-on, this reset vector has to be overwritten.

To be able to use the SLIC routines again after overwriting the reset vector, the user program has to provide for a jump to these routines. Alternatively, some code may be added to the user program to enable the SLIC routines to be started via, for instance, INTO or INT1. If you forget to include such a routine, the SLIC is gone forever (well, almost) after programming, so take care! Do not download 'any' program to make your first acquaintance with the X88C64. Familiarize yourself with this new device in a stepby-step manner, making sure at all times that the SLIC routines are not overwritten.

Re-entering the SLIC segments into the EEPROM banks of the X88C64 requires a dedicated programmer which is capable of supplying special codes, and using the multiplexed data/address bus. Copies of the SLIC routines are supplied on disk with the EEP-ROM.

Conditions

The data sent to the SLIC software must meet a number of conditions. To begin with, a 3-byte header must be transmitted. The headers should consist of:

- command type identifier;
- total number of bytes in data block;
- starting memory address (LSB first).

The subsequent data must lie in the same memory block (page) of 32 bytes. The databytes are read by the software, and stored into the internal RAM. Next, all interrupts, including those of the UART, are blocked. Then, the data is copied to the EEPROM. Programming the entire block takes just as long as programming a single byte. During programming, all data transmitted to the UART are lost. Hence, new data may not be transmitted until the SLIC software reports that it has finished programming. This is indicated by returning a 'D' (for 'done').

The protocol is fairly complex because the EEPROM can not be read if data is being written into the same block. If data is being written into the lower block (0000H), the processor must fetch its instructions from the other block (upper part of the memory). Since the vectors, like the instructions, are stored in EEPROM, it is not possible to read them during programming (notably the UART vectors). That also explains why the serial link is 'temporarily out of order' during programming.

The SLIC software remains intact after you have changed the interrupt vector. The first thing it does on being actuated is reprogram the UART interrupt vector. This re-programming operation is performed after each reset, power-up, or call to the SLIC program. There is one limitation, though: according to Xicor, the maximum number of erase/write operations on an EEPROM memory location is 10,000.

The complete system

The SLIC program written by Xicor has a size of about 500 bytes, and consists of two parts. The part in the lower half of the EEPROM is capable of programming the upper half, and vice versa. EEPROMs with the code 'SLIC' printed on them have these programs. Empty EEPROMs are also available from Xicor.

You are ready to start programming as soon as the EEPROM is fitted into the system. Set your PC or terminal for 9600 baud, 8 databits, no parity and 1 stopbit. Commands are issued by transmitting an ASCII character to the SLIC. These characters may be terminated with a carriage return (CR), although that is not strictly necessary. The SLIC responds as described below. Usually, it does not generate a CR; and



Fig. 1. EEPROM memory division.

never a line feed (LF). The SLIC routine is started after a hardware reset. First, a 'D' is returned to the PC. If you do not see this character, there is something wrong in the system.

After the reset (hardware or software), the following command must always be sent:

Command: X

Response: X88C64: 62.1 (CR)

The SLIC responds to this command by returning its version number (here: Beta 2.1) after a colon. Next, one of the following commands may be sent:

29

Command: Mxxxdata

Response: D

Program (Modify) the contents of the EEPROM. The capital M must be followed by a byte (represented by the first 'x') which indicates the number of bytes to be programmed. The second 'x' represents the LSB (least-significant byte) of the programming address. The third 'x' is the MSB (most-significant byte) of the address. Next come the data. Any number between 0 and 255 is transmitted as a byte. There is no error detection or correction.

The following points should be observed when programming. The number of bytes may be between 1 and 32. If you program a single byte, any address may be given. If you program more bytes, the SLIC routine will first receive them and then store them in a buffer. Once all bytes are received, the EEPROM is programmed in 'page' mode. In this time-saving mode, up to 32 bytes are sent to the EEPROM, and programmed in one go within 5 ms. This system works properly if the data-

:0300000020030CB	
:100030007581601200F07D23E4FEF52178	407602A0
:1000400008761F0876BC7803D219121F00	E4F52148
:10005000F522D2AF7444121FEC1200CEC2	1BC2199B
:10006000C218D2AC121F53121F6C3018F1	C2AC125E
:100070001FF4D2AC101B047444017D7446	121FECB3
:10008000015E3019031200BB8E838D8274	402521DE
:10009000F9052153211F301904E7F001A0	121F397F
:1000A000D80201B0E582A3658230E5E015	82000048
:1000B000301907E0F8E06820E6F9229015	5574AA97
:1000C000F0901AAA7455F090155574A0F0	22900083
:1000D000E2121F53B458FAE4936006A312	1FEC0116
:1000E000D7225838384336343AE120322E	310D00C9
:1000F00075A810759850D21A758920758D	FA4387A6
:1001000080758840222863293932205869	636F72CC
:050110002C496E632E76	
:101F0000301903121F408E838D82744025	21F930D1
:101F10001904E7F0E119121F3905215321	1FD802D6
:101F2000E12EE582A3658230E5E0158200	003019DC
:101F300007E0F8E06820E6F922E0676002	DZIBZZAI
:101F400090055574AAF0900AAA7455F090	0555/43E
:101F5000A0F022E521B52202E1532440F8	LO/DAADA
:101F6000C0A8C2AC052153211FD0A822B4	4D20D255
:101F700019121F53F524121F53FD121F53	10220410
:101F800022952150022420B5240040F2D2	1022D410
:101F90004B12121F53F8121F40121FAFE0	F17190F7
:101FA000F0021F31B45203020030B450E1	DOCOFOFF
101FB000055574AAr0900AAA74C0r02220	DOFODO7C
101FC00075D00810980C509904D21AC299	2102E165
101FD000D052E5222440F8E52204541FD5	1A02E108
+101FE000E0E599F005225522FF02FF0010	021F00CF
+0000001FF	02110001
9	40116 - 12

Fig. 2. Example of an IntelHex file. This is actually the code contained in the SLIC.



X88C64 SLIC EEPROM

Xicor's X88C64 EEPROM has a couple of features which set it apart from other EEPROMs. The main difference is the multiplexed address/data bus, which enables the device to be connected directly, without a latch, to the processor bus of 8031-series processors. Xicor also supply the X68C64 which is designed to connect to 68xx processors such as the 68HC11. The EEPROM consists of two 4Kx8 memory arrays which can be individually read and programmed. There are two ways to protect the data in the memory:

SDP, protection via software. This serves to prevent bytes being overwritten by accident. Programming is only allowed after three predefined bytes have been written to three pre-defined addresses. See the flow diagram in **Fig. A**.

BPR, extra protection of parts of the EEPROM (chunks of 1 KByte each). This is achieved by writing five pre-defined bytes to five pre-defined addresses. See the flow diagram in **Fig. B**.

Internally, the EEPROM consists of two independent arrays which can be read and programmed without affecting one another. To enable the microcontroller program to be modified without removing the EEPROM from its socket, a system configuration as shown in **Fig. C** has been designed. The structure of the processor-EEPROM interface is such that ALE, PSEN, WR and RD are all used. Apart from reading instructions with the aid of the PSEN signal, it is, therefore, also possible to write data to the EEPROM (because of the presence of WR). Reading data is accomplished with the aid of the RD signal.

The EEPROM actually consists of two 4Kx8 EEPROM arrays which will be referred to as 'upper' and 'lower' for the sake of convenience. When he processor is busy reading instructions from the lower array, the upper array is not used, and may be programmed. Programming takes a maximum of 5 ms, during which it is not possible for the microprocessor to fetch instructions from the relevant array. As already mentioned, programming always takes place within the bounds of a page, i.e., 32 bytes. As soon as a



byte is written within such a page, the information is stored in a latch inside the EEPROM. The processor may then write the next byte to the same page. The bytes may arrive with intervals of a couple of microseconds. If no new information is written into the memory page



within 100 µs, the actual programming operation commences. During this operation, the EEPROM is not accessible for a period of up to 5 ms. In practice, programming will take less than 5 ms. Hence, a protocol is incorporated which checks if the programming is finished. The level on data line 6 toggles during programming. The programming operation is finished if the same level appears twice in succession on the line.



COMPONENTS

```
REM SIMPLE TEST FOR SLIC
CLOSE #1
CLS
OPEN "COM1:9600,N,8,1" FOR RANDOM AS #1
PRINT "PLEASE PUSH RESET BUTTON"
PRINT INPUT$(1, #1); " RECEIVED"
PRINT "SLIC IS ALIVE, NOW ASKING FOR ID"
PRINT #1, "X"
PRINT "WAITING FOR RESPONSE ... "
ID$ = ""
WHILE RES$ <> CHR$(&HD): REM UNTIL <CR>
RES$ = INPUT$(1, #1)
ID$ = ID$ + RES$
PRINT ASC(RES$);
WEND
PRINT : PRINT "THE ID IS "; ID$
PRINT
PRINT "NOW WE DO SOME PROGRAMMING"
REM IF YOU CHANGE NEXT LINE REMEMBER LSB OF ADDRESS FIRST !!
PRINT #1, "M"; CHR$(3); CHR$(&H30); CHR$(5); CHR$(&H12);
CHR$(34); CHR$(56)
PRINT "WAITING FOR RESPONSE"
RES$ = INPUT$(1, #1)
PRINT "RECEIVED IS ";
PRINT RES$; "("; ASC(RES$); ")"
PRINT
PRINT "VERIFICATION OF PROGRAMMED BYTES"
PRINT #1, "V"; CHR$(3); CHR$(48); CHR$(&H5); CHR$(18);
CHR$(&H22); CHR$(56)
PRINT "WAITING FOR RESPONSE"
RES$ = INPUT$(1, #1)
IF RES$ = "F" THEN PRINT "F RECEIVED, VERIFICATION FAILED"
IF RES$ = "D" THEN PRINT "D RECEIVED, VERIFICATION O.K."
CLOSE #1
                                                        940116 - 13
```



bytes are intended for addresses which remain at the same level. So, take care fall into one page. This is the case as while programming more than one long as address lines A5 through A12 byte that **only** address lines A0-A4 are



allowed to change.

On completion of the programming cycle, the SLIC software returns a 'D' (done). Note that this message only means that the programming operation has been completed. It should not be taken to mean that the data has been programmed correctly.

Command: Vxxxdata Response: D or F

This command verifies the contents of the EEPROM against the serial databytes. It is largely similar to the 'program' command. Here, too, received bytes are placed into a buffer, and must fall within the same page. The SLIC responds with 'D' (done) or 'F' (fault).

Command: R Response: D

Reset command. The X88C64 runs its internal power-up routine and on completion returns a 'D' to the PC. Next, it waits exclusively for 'X'. No response will be given to another reset, a programming or verify command.

Command: Kdata Response: none

This command serves to modify the contents of the BPR register. 'Data' indicates the byte written into the BPR register. This determines which blocks are accessible for programming. Each bit determines the 'programming allowed/disallowed' status of a 1-K block (0 = programming allowed; bit 0is the block with the lowest address).

Fortunately, Xicor supplies a PC program with its SLIC EEPROMs to take the hassle out of the communication protocols described above. The current version (3.34) allows the user to select the COM port used on the PC. Updated versions of the control software may be downloaded from Xicor's bulletin board in the U.S.A. The number is (+1) 408-9430655.

The software on being started tells you straight away if communication with the SLIC is possible. If not, go to the setup menu, and select the right communications port. The program requires input data in IntelHex format, which will be available in most cases because it is accepted by most EPROM programmers. The structure is fairly simple: a line starts with a colon. Then follow a number of bytes, the address, a code, the databytes, and, finally, a checksum. Figure 2 shows a part of such a file.

Since a couple of devices in the 8051 family of microcontrollers have vectors above 0030H, the control program is capable of moving the SLIC segment to address 0080H. Those of you who wish to experiment may find





Fig. 4. Circuit diagram of a small 80C31 controller system which incorporates an X88C64 SLIC EEPROM for time-efficient program development.

the BASIC program listed in **Fig. 3** of interest.

The rules of the game

Recapping, observe the following rules when using the SLIC routines:

- (1) Supply an IntelHex file.
- (2) Do not allow data to cross page boundaries.
- (3) Ensure that memory areas 0030H-011FH and 1F00H-1FFFH are not overwritten, because they contain the SLIC.
- (4) The UART vector (0023H in the

8031) should be re-programmed in the **last** line of the IntelHex file.

(5) Place a jump to the start of the SLIC code (JMP 0030H) at the INTO vector address (0003H), and do not forget to enable the INTO interrupt (bit register EX0=1), and to enable all interrupts (bit register EA=1).

All of this may look pretty complex at first. However, after a while you will become conversant with the programming techniques. Those of you who like (Visual) BASIC or Pascal programming may write a small program which keeps an eye on the above rules, and supplies alerts where necessary. The documentation contained in the SLIC design package also points out that a larger part of the 500 bytes of SLIC program may be incorporated in the user program (for instance, the UART routine). In this way, the SLIC need not be 'ballast' only.

33

The SLIC design pack supplied by Xicor contains the X88C64, a datasheet, application notes and a diskette containing the above mentioned control program and the source code of the software in the EEPROM.

SLIC demonstration board

Figure 4 shows the circuit diagram of an 80C31 processor board based on an X88C64 SLIC EEPROM. The circuit also contains a MAX232N RS232 driver/interface for the link to the PC, and an I^2 C interface plus socket. It should be noted that the 80C31 has no built-in I^2 C software. However, that can be downloaded from the Philips Bulletin Board in Eindhoven, The Netherlands. The number to dial is (+31) 40 721102.

The quartz oscillator crystal fre-

COMPONENTS LIST

Resistors: $R_1; R_2 = 100\Omega$ $R_3; R_7 = 3k\Omega 3$ $R_4; R_5; R_6 = 330\Omega$

Capacitors:

 $C_1 = 2\mu F2 \ 16V \ radial$ $C_2;C_5-C_9;C_{11} = 10\mu F \ 16V \ radial$ $C_3;C_4 = 27 pF$ $C_{12};C_{13} = 100nF$

Inductor:

 $L_1 = 100 \mu H$

Semiconductors:

 $\begin{array}{l} D_1 = 1N4001 \\ IC_1 = 80C31 \\ IC_2 = X88C64SLIC \mbox{ (Xicor)} \\ IC_3 = MAX232N \\ IC_4 = 7805 \end{array}$

Miscellaneous:

 $K_1;K_2 = 10$ -way boxheader. $K_3 = 9$ -way sub-D socket, angled pins, PCB mount. $K_4 = 2$ -way PCB terminal block, raster

5mm. K₅ = 6-way mini-DIN socket, PCB mount.

S₁;S₂ = MultiMEC 2CTL2 press-key.

 $X_1 = 11.0592 \text{ MHz crystal.}$

Printed circuit board 940116 (see page 78).

CORRECTIONS AND UPDATES

80C535 Extension card

June 1994, p. 8-11

The PCD8584 may be switched to '6800' mode if a WR signal arrives without a CS signal. The problem may be solved by combining WR and CS in a diode-AND gate as shown below. Pin 18 if IC₄ is taken out of the IC socket and connected to ground via a 10-k Ω resistor. The WR signal is found on socket pin 18, and CS on pin 10 of IC₅. Also note that the PCD8584 is currently supplied as the PC**F**8584.



Dual-purpose LED display

December 1994, p. 90

Resistor R_{33} should be connected to ground, not to +12 V as shown in the circuit diagram.

Experimentation board for PICs

July/August 1994, p. 74.

In the circuit diagram, the signals on pins 7 and 8 of both connectors K_1 should be swapped. MCLR is on pin 8, and RTCC on pin 7. The relevant PCB is all right.

Mains signalling system (2)

May 1994, p. 10-14.

The instructions for command 'T' should read: 'T' must be followed by the address in ASCII, and terminated

with a semicolon (';').

The baudrate for the communication software should be set to 300, format: 8 bits, 1 startbit, 1 stop bit, no parity.

Electronic fuse

March 1994, p. 56.

To prevent transistor T_2 from burning out when the reset switch is pressed during an overload condition, switch S_1 should be connected between the collector of T_1 and the base of T_2 .

quency, 11.0592 MHz, must not be changed into, say, 12 MHz because it determines the speed of the SLIC serial communication (9600 baud). Apart from the reset switch, S_1 , the circuit also has a press-key to generate an INTO interrupt. If capacitor C_2 is made much larger than C_1 , the circuit generates an INTO interrupt automatically at power-on. This interrupt should cause the system to jump to the SLIC software, via the user program.

The I/O lines of ports 1 and 3 are available on connectors K_1 and K_2 . These connectors may be used to hook up extension circuits which serve to control the 80C31.

Finally, the track layout and component mounting plan of the 80C31/SLIC board are shown in Fig. 5. (940116)

For further information, contact Xicor, Inc., 1511 Buckeye Drive, Milpitas CA 95035-7493, U.S.A. Tel. 408/432-8888, fax 408/432-0640. Xicor Ltd., Hawkins House, 14 Black Bourton Road, Carterton OX18 3QA, England. Tel. (01993) 844435, fax: (01993) 841029.

Fig. 5. Printed circuit board designed for the 80C31/SLIC controller (board available ready-made, see page 78).



APPLICATION NOTE

The content of this note is based on information received from manufacturers in the electrical and electronics industries or their representatives and does not imply practical experience by *Elektor Electronics* or its consultants.

Selecting voltage references

A Maxim Application

Voltage references are simple devices, but making the right choice for a given application can be a chore if you do not take an orderly approach. This article simplifies the task with a review of the available reference types and a discussion of the specifications manufacurers use to describe them.

Unlike most electronic circuits, the voltage reference resists any change in output. While most circuits try to produce an ideal waveform or a faithful replica of input variations, the ideal reference maintains constant U_{out} despite all variations in time, temperature, input voltage and load current. References differ in their approximations of this ideal, so to choose well you must be familiar with the available types and their performance parameters. These two topics are covered in the following sections.

Voltage-stable devices

Before the advent of solid-state voltage references, engineers in search of a stable voltage had to use standard cells or batteries. Both are self-powered and produce stable, well-defined voltages when not loaded. But, since their output voltages are so temperature sensitive, they must be specified at a single temperature.

The standard cell consists of liquid mercury and liquid electrolyte in an H-shaped glass container. Though accurate to a few parts per million, it can take weeks or months to recover if overloaded or tipped on its side!

Mercury cells (batteries) are more robust. Good for several years without replacement, they provide about $2^{1/2}$ digit accuracy when new. They furnish only a few milliamps of current. Though still used in some portable applications, most have been replaced by modern low-current (10 fA) references.

The first modern voltage reference is the zener diode. Used mostly in clamp circuits and power supplies, it comes in a variety of voltages, packages, and power ratings. Not quite accurate enough or stable enough to qualify as a voltage reference by itself, the zener produces a reasonably constant voltage when connected in series with a resistor and a source of unregulated voltage.

The zener's temperature coefficient (tempco) is a function of its breakdown voltage, and is remarkably low at about 6.3 V. By placing a conventional pin junction in series with the zener, you get a combination whose forward voltage drop (at a specific operating current) can be tailored for extremely low tempcos. Known as a reference diode, this combination has seen lots of development. For tempcos below 25 ppm °C⁻¹, however, the cost becomes prohibitive for testing, matching, and selecting the diodes.

Zeners have a well-understood ageing effect, and the best reference diodes receive years of burn-in conditioning to minimize the output changes caused by ageing. Such devices are produced not by the zener manufacturers, but by specialty houses and manufacturers of high-end voltmeters and laboratory voltage standards.

The combination of a reference diode and op amp in a hybrid IC produces the amplified diode—a voltage reference with many advantages. Rather than testing and matching diodes (a procedure involving thousand of logged measurements and hundreds of parts at dozens of temperatures) you simply combine randomly selected op amps and reference diodes, and set the tempco with standard op amp trimming techniques.

Each amplified diode requires a complete temperature sweep followed by several trims, and a second temperature sweep to confirm performance, but the resulting tempco is better than 1 ppm °C⁻¹. Maxim's hybrid references, the MAX670 and MAX671, are built

1.240

1.235

1.230

1.225

1.220

-50

-25 0

OUTPUT VOLTAGE (V)

and tested in this way.

The MAX670/671 amplified-diode references use internal resistor networks to amplify the output to $10.000 \text{ V} \pm 1 \text{ mV}$, independently of the precise zener current and voltage required for minimum tempco.

In addition, the MAX670/671's opamp is configured as a 4-wire power supply with separate force and sense leads to eliminate the effect of voltage drops along the connecting wires. As a result, the reference voltage appears exactly where it is needed—not just at the amplified-diode's output terminals (see the box on the next page). This feature is vital to low-ppm applications because it eliminates ground-loop errors, thermal voltages, and IR drops in the connections—including a socket (if used) for the voltage reference itself. (At 1 mA, a 10 m Ω trace resistance produces a 10 fV [1 ppm] error).

Kelvin connections also allow the delivery of considerable load current. If necessary, you can boost the load current to several amperes (without degrading accuracy) by adding an external pass transistor within the feedback loop. Thus, the amplified diode not only eliminates board trimming during manufacture, it ensures repeatability—both on the production line and following field repair.

The zener diode's successor is the bandgap reference. Almost impossible to make with discrete components, the bandgap reference is made practical by integrated-cir-



25 50

TEMPERATURE (°C)

75 100 125

940122-11



Fig. 2. Bandgap diodes have a much sharper knee than actual diodes.

Kelvin-sensed outputs

Separate force and sense paths can greatly improve the performance of a voltage reference. That arrangement (called a Kelvin connection) is common in high-accuracy designs, but it also removes most of the noise and drift in a reference circuit of modest accuracy.

Such a circuit is the 3-wire, 2.5 V reference of **Figure A**. Though suitable for use with 12-bit A/D and D/A converters, it is prone to errors that are often overlooked or dismissed as insignificant. These errors are caused almost entirely by the effects of printedcircuit resistance and poor layout.

Note, for example, that $I_{\rm ref}(10 \text{ mA})$ and $I_{\rm out}(100 \text{ mA})$ share a ground-return trace whose resistance is represented by R₅. Assuming this trace measures only 10 m Ω , the resulting direct-voltage error is 1.02 mV—nearly two LSBs in a 12-bit system with a 2.5 V reference.

Resistors R_5 and R_8 also produce variations in reference voltage as the reference load varies. These resistances may measure only 10 m Ω as printed-circuit traces, but the values (and the resulting errors) can escalate if the reference is placed in a socket, or if the reference load current passes through an edge connector. Connectors are particularly troublesome because their resistances change each time they are reconnected.

Resistors R_1 and R_3 cause less-obvious problems. They do not contribute direct voltage errors, but fast transients in the high-power load must pass through them. The resulting voltage modulation at the reference-supply pins can cause instability in the reference.

The circuitof **Figure B** is similar but offers two major improvements. First, it isolates the reference and high-power loads by providing separate paths from the high-power load all the way back to the battery terminals. High-power load transients no longer modulate the reference, because the connecting traces (R_2 and R_4) are separate from those of the reference (R_1 and R_3).

Second, the reference load is Kelvin-connected to its drive circuit. The high resistance of $R_{\rm H}$ and $R_{\rm L}$ assures accurate feedback to the error amplifier, regardless of trace resistance in the sense lines (R_7 and R_6). Moreover, the errors caused by trace resistance in the force lines (R_8 and R_5) are excluded by the amplifier's feedback (sense) connections.

Separate force and sense lines allow the reference load and its error amplifier to be separated (if necessary) by lengthy wires and numerous connectors. Calculations show that the errors in **Figure B** can be made astonishingly small—so small that little penalty accrues if you reconnect the high-power load as in **Figure A**. In that case, note that a change in the voltage across R_5 (in **Figure B**) shifts all voltages in the reference circuit, but U_{load} remains constant.

Kelvin connections not only compensate for errors that arise in passive components; they also accommodate active components such as the optional boost transistor shown in **Figure B**. With that transistor in place (replacing the R_8 force line), you can







increase current-source capability in the reference without degrading accuracy. Similarly, you can increase the current-sink capability by adding a p-n-p transistor with its collector connected to ground.

Finally—the accuracy achieved with Kelvin connections eliminates the need for board trimming during manufacture. The result is repeatable performance, both for the units of a production lot and for a single unit before and after field repair.

cuit technology. Bandgaps are based on a simple and elegant principle—take a known problem and turn it into a solution.

The problem is that forward-conducting silicon diodes have a well-defined temperature coefficient (2 mV $^{\circ}C^{-1}$), but a hard-to-control offset voltage. The solution is to fabricate (for example) 11 identical diodes on a silicon substrate, arrayed in a tight group for close thermal matching. Connect all but one central diode in parallel. Then, drive that diode and the remaining group with two identical currents, so the central diode operates with an approximate 10-times high density across its junction. The central-diode voltage has a negative tempco, but

the voltage difference (for the single diode vs the group) has positive tempco.

If you then arrange for the voltage difference (times a gain factor) plus the central-diode voltage to equal the bandgap voltage of silicon (1.205 V), the sum will (ideally) have a tempco of zero (**Figure 1**). This is what the bandgap circuit does.

The simplest and least expensive bandgap reference is a two-terminal device such as Maxim's ICL8069, which operates like a zener diode. Unlike zeners, however, the bandgap has a low voltage (1.23 V) and a very sharp knee at low operating currents: the voltage change from 50 fA to 5 mA is less than 15 mV (**Figure 2**). Low voltage and low current make bandgap references suitable for operation in feedback networks, biasing networks for opamps, and other circuits for which the zener reference is inappropriate.

Specifications

To select the best reference for a given application, you must be aware not only of the different reference types, but also of special definitions manufacturers use for the specifications that describe voltage-reference performance. The following entries define and discuss each parameter.

Accuracy. This is an ambiguous term. It is literally the sum of all deviations from

APPLICATION NOTE

the ideal output value, expressed as a fraction of the ideal, subtracted from one, and multiplied by 100. A perfect reference, therefore, is 100% accurate. But in common usage, accuracy and total error are used interchangeably. A '1%accurate' reference is generally understood to have a total error of 1%, not 99%.

- **Error**. A particular categeory of deviation from the ideal. Voltage-reference errors are expressed either as absolute values (mV, for instance), or as fractions, and in percent (%) or parts per million (ppm).
- Initial accuracy. The output-voltage tolerance exhibited by a voltage reference following the initial turn-on of power. It is usually measured at no load or for a range of load currents. In many applications, initial accuracy is the most important specification. For low-cost references, it may be the only accuracy specification.
- **Turn-on drift**. A change in output voltage over a specified time interval following turn-on. With or without an oven, all references exhibit some change over the first seconds or minutes following turnon. Usually asymptotic, turn-on drift is an important specification for portable systems that conserve battery energy by powering the reference for short periods only.
- Short-term drift. Similar to turn-on drift, but specified for a short period (milliseconds to minutes) at any time after turn-on. It often appears in data sheets as a chart recording or scope photo. Shortterm drift differs from noise only in the units of measure; both are small, unpredictable, and random.
- Long-term drift. Slow changes in voltagereference output that occur over minutes, days, or months of continuous operation. Long-term drift, usually expressed in ppm/1000 hours, is a form of noise and is therefore random and unpredictable.
- Ageing. A gradual change in output voltage caused by long-term changes in the characteristics of the reference. Ageing differs from long-term drift, however: it results in a slow unidirectional change in the reference voltage, whereas longterm drift causes random fluctuations.
- Noise. Electrical noise at the output terminals of a voltage reference. It may include wideband thermal noise, low-frequency spikes of wideband (popcorn) noise, and narrow-band 1/f noise. Thermal noise is small and easily filtered with a simple *RC* network, unless the application prohibits that approach. For applications that power the reference for short intervals only, most forms of noise translate to a component of the initial accuracy.
- **Temperature drift**. A change in output voltage caused by temperature, expressed in ppm °C⁻¹ or % °C⁻¹. Usually the second most important specification after initial accuracy, it becomes dominant for applications in which the ini-













tial accuracy can be compensated by a calibration of adjustable gain. Three methods of specification are common. Slope method (**Fig. 3**): a line representing the worst-case (highest) dv/dt over the temperature range of interest. Used mostly on older military products with an assumption that the drift is linear

(often wrong), this method enables worstcase calculations. One problem: the actual point of maximum slope is not specified.

Box method (Fig. 4): a box formed by min/max limits for output voltage over the temperature rnage of interest. This construction corresponds to the method of test, and provides a closer estimate of actual error than does the slope method. The box guarantees limits for the temperature error, but (like the slope) says nothing about the exact shape and slope of the output response.

Butterfly method (**Fig. 5**): a more detailed set of limits that actually shows one datum point (at 25 °C), with minimum and maximum slope lines passing through it, and two or more breakpoints along each line. The name comes from the shape of these lines as they appear on the graph of output voltage vs temperature.

Figures 3–5 represent the same fictitious voltage reference. Note that the numerical error estimates listed on each figure are not easily compared, but the box may be inverted by drawing a diagonal across it. That slope then allows a closer comparison with the other two methods of specification.

Self-heating. A change in temperature and consequent change in output voltage caused by the flow of load current internal to the reference. This effect is sneaky because it has several time constants ranging from microseconds to seconds. Self-heating is rarely specified because it does not appear in high-speed measurements of line and load regulation.

You can choose a reference that is specified at the extremes of load current, or eliminate self-heating by adding an external transistor or buffer amplifier to handle the load current. The monolithic, 1 ppm MAX676–MAX678 references offer another option: they include active circuitry that maintains a constant internal power dissipation as the load current changes.

- **Load regulation**. An error produced by a change in load current. Like line regulation, this d.c. specification does not include the effects of load transients.
- Line regulation. An error produced by a change in the input voltage. This d.c. specification does not include the effects of ripple voltage or line transients. For battery-powered applications, the modern voltage reference is far superior to its predecessors, both for line regulation and for the closely related specification of dropout voltage (associated with the minimum-allowed input voltage).
- **Dropout voltage**. The minimum input-tooutput voltage difference (also called minimum input-to-output differential) that will guarantee proper operation. Dropout voltage sometimes appears as a line in the specification table, but it often appears only as the lower voltage

ELEKTOR ELECTRONICS JANUARY 1995

38

Two-terminal and three-terminal micropower references

Two-terminal and three-terminal reference types can differ considerably in actual power consumption. Consider two circuits, each generating 2.5 V from a 6 V battery that is allowed to discharge to 3 V (see **Fig. C**).

Quiescent current for the three-terminal device is the sum of the I_Q shown in the data sheet plus the load current; this sum is fairly constant over the entire range of battery voltage. But for the two-terminal design, current is limited mainly by $R_{\rm in}$, whose value is established by the minimum values for battery voltage ($V_{\rm batt(min)}$) and quiescent current ($I_{\rm Q(min)}$):

$$R_{\rm in} = V_{\rm batt(min)} - V_{\rm ref} / (I_{\rm Q(min)} + I_{\rm load}).$$

For $V_{\text{batt(min)}} = 3 \text{ V}$ and $I_{Q(\text{min)}} = 10 \text{ fA}$,

$$R_{\rm in} = (3 \,\mathrm{V} - 2.5 \,\mathrm{V}) / (10 \,\mathrm{fA} + 100 \,\mathrm{fA})$$

$$=4545 \Omega$$
.

Over the battery's 3-6 V range,

$$I_Q + I_{\text{batt}} = (V_{\text{batt}} - V_{\text{ref}}) / R_{\text{in}}$$

= 110 fA for $V_{\text{batt}} = 3$ V,

and

Thus, the quiescent current can increase six-fold when you install a fresh battery.

= 770 fA for V_{batt} = 6 V.

level in the conditions for the line-regulation specification. The dropout specification is particularly important for 4.096 V references powered from 5 V supplies.

Transient response is the response of a voltage-reference output to a transient of input voltage or output current. Voltage references are not power supplies, and they rarely excel in the rejection of transients. Data sheets may publish scope photos or typical curves for transient and a.c. performance, but guaranteed specifications are rare. In general, you must add other circuitry to shield the reference from line and load transients.

This review of reference types and specifications provides most of the information you will need to select a reference for your application. Also helpful are the following discussions on countering the effects of temperature, a collection of pitfalls to avoid, and another collection of hints on how to enhance the performance of your voltage reference.

Circuit pitfalls



Values of $R_{\rm in}$ less than 4545 Ω draw much more current. If, for example, you let the battery discharge to 2.7 V instead of 3 V, $R_{\rm in}$ becomes 1818 Ω and the battery current (at 6 V) becomes 1.925 mA. Power consumption for that condition is 11.55 mW, which is no longer micropower!

No matter how good a reference is, poor circuit engineering can make it look bad. The following is a summary of the problems most often encountered.

- **Ground**. Noise or offset voltage in the ground node makes all other troubleshooting measurements suspect. All measurements should be referred to the same point, which is connected to the Kelvin ground sense pin of the reference.
- Noise and glitches. Use an oscilloscope to ensure that the reference output is stable. As with opamps, very high capacitive loads may cause oscillations. When monitored with a digital voltmeter, a reference output with HF oscillations appears to have very poor initial accuracy and poor stability. Also use the oscilloscope to look for transients on the reference output caused by rapidly varying load currents, such as those drawn by the reference inputs of some A/D converters.
- A/D converters. These devices, particularly successive-approximation types, have high-speed switches that may introduce extremely narrow, energetic current pulses at the source and reference inputs. You may have to buffer the reference with an amplifier or a resistor of

 $20-100 \Omega$. Contrary to intuition, adding capacitance to ground can make things worse.

39

- **Buffering**. The initial offset voltage, offset-voltage temperature drift, and gain errors of most buffers will significantly degrade the reference accuracy if you simply connect a buffer to the reference output. The preferred method is to include the buffer *inside* the reference's feedback loop (via its sense inputs).
- **Temperature**. Many references include a PTAT (Proportional To Absolute Temperature) output for convenience, so you need only add (for instance) an opamp driving a power transistor in close thermal contact with the reference. As an alternative in battery-powered applications with a human operator, the PTAT voltage might drive a comparator that actuates a front-panel display, warning that the results may be out of range.
- Line regulation. By filtering and pre-regulating the input voltage, a zener or three-terminal regulator can greatly improve line regulation, line-transient rejection and ripple rejection. On the other hand, most references provide only a few mA, so a simple, low-cost *RC* output filter may be appropriate.
- **Noise**. Adding a simple *RC* lowpass filter can reduce output noise, but the capacitor should have very low ESR to be effective at the audio frequencies. Check the reference data sheet before adding capacitance to the output—too much capacitance may cause oscillation.
- **Source** and **sink capability**. An external buffer amplifier can deliver more load current, but be sure to use a reference with separate force and sense terminals, which is designed to drive an external pass transistor within the reference's feedback loop.

Design example

A simple battery-powered adaptor (see **Fig. 6**) converts an ordinary DVM into a 4-wire milliohmmeter that accurately measures the resistance of wiring, motor coils, solenoids, high-current inductors, and meter shunts. It can quickly locate short-circuits in a power supply or on a printed-circuit board. The circuit shown is about 2% accurate. For higher accuracy, you can make component adustments as described below.

The circuit applies 1 A, 100 mA, or 10 mA, according to to the range switch setting, to the unknown resistance via two test leads. You then set a DVM to the 2 V range and connect it with two more test leads, forming a 4-wire connection to the resistance being measured.

The DVM indicates directly in ohms when you depress the momentary-on power switch, S₁. A 1000 Ω resistance, for instance, reads 1.000 V on the circuit's 1 A range, so 1 mV corresponds to 1 m Ω . Four-digit and five-digit DVMs frequently have 1 μ V sensitivity, providing resolutions of 1 $\mu\Omega$. Because the output is a current source, the



unknown resistance of the connections and test leads is not a source of measurement error.

Accuracy depends on the DVM, the op amp's input offset voltage ($\pm 70 \mu V max$), and the tolerance of R_1 , R_2 , R_4 , R_5 , and R_6 . First, trim the 1 A range by selecting R_4 or by adding a trimming potentiometer between R_1 and R_2 . Next, trim the 100 mA range and then the 10 mA range by adjusting the highest-valued resistors in the R_5 and R_6 networks.

Depressing S_1 turns on the micropower reference, IC_1 , which produces 2.500 V. Resistors R_1 and R_2 divide that output to 0.1 V, and the op amp forces 0.1 V at the source of T_1 . This action creates a current source that develops 0.1 V across R_4 , R_5 and R_6 . The range switch selects a current of 1 A, 100 mA or 10 mA in the loop formed by the resistors, the unknown resistance, the 1.5 V battery, and T_1 .

Note that releasing S_1 (or disconnecting the adaptor) eliminates all current drain from the 1.5 V battery. An alkaline D cell therefore produces thousands of measurements, even on the 1 A range, if you depress S_1 for brief readings on the DVM only. The 9 V battery can last for years because its load is smaller than 30 µA.

To search for a short-circuited component or a short between tracks on a PCB, first connect the two adaptor leads, one to each of the relevant tracks. Connect a DVM lead to the same point as one adaptor lead, and use the other DVM lead to probe along the tracks. The highest reading on one track and the lowest reading on the other track reveal the location of the short-circuit. Constant readings indicate no adaptor current flowing in that section of the track (for a given connection of the adaptor leads), so you can eliminate that section from the search. [940122]



Fig. 6. Operating with a DVM, this low-power adaptor circuit performs 4-wire, low-resistance measurements.

THE DIGITAL SOLUTION

Part 2 – Digital essentials

Before we go on to examine digital circuits in detail, we will run briefly through some of the essential background to an understanding of digital electronics. Last month we explained the binary basis of digital circuits and how facts and numbers can be represented in them. We also described the three fundamental logic operators: NOT, AND and OR.

44

Circuits can be built to perform the function of a logic operator. Such a circuit is known as a logic gate. A gate has one or more inputs, but only one output. It is possible to assemble gates from discrete components, such as transistors, diodes and resistors, but this ia rarely done. Almost invariably we use an integrated circuit that provides one or (usually) more gates. Figure 5



Fig. 5.

shows a typical logic IC: the symbols drawn within the outline show the pin connections of the six identical gates it contains. Each gate performs the NOT operation. Two pins provide the power connections to AND summarizes the opera-

By Owen Bishop

In this series we look closely at digital electronics, what it is, what it does, how it works, and its promise for the future.

all six gates. Each gate has tion: one input and one output. The

symbol used in logic diagrams for a NOT gate is a rectangle with a figure 1 inside and a short slanting stroke at the output. It is the slanting stroke that indicates the inverse nature of the output.

A NOT gate may be in one of two states:

 U_{in} high $\rightarrow U_{out}$ low

 $U_{in} \text{ low} \rightarrow U_{out} \text{ high.}$

The output is the inverse (or complement) of the input. If we take a high input or output to represent 'true', a low input or output represents 'false' or 'NOT true'. Very occasionally we use so-called negative logic, in which true is represented by a low voltage and false is represented by a high voltage.

The behaviour of a gate is summed up in a truth table. This is a table that lists all the possible states of the input (or inputs, if more than one) and the corresponding states of the output. For a NOT gate, the truth table is

Input	Output
A	Z
0	1
1	0

An AND gate has at least two inputs. The output is high only when both (or all) inputs are high. If any one, or more, of the inputs is low, the output goes low. The truth table for

Inpi	uts	Output
A	В	Z
0	0	0
0	1	0
1	0	0
1	1	1

Note that the four lines of the table cover all four possible combinations of states of the two inputs. A three-input AND gate has this truth table:

	Inputs		Output
A	В	С	Z
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

Z is true only when A AND B AND C are true. Once again we have covered all possible combinations of inputs. Note that the way to ensure that all possibilities are listed is to fill columns A to C with the binary numbers equivalent to 0 to 7. Figure 6 shows the commonly used symbols for 2-input and 3-input AND gates.

A high input on any one or more inputs of an OR gate gives a high output. The truth table for a 2-input NOR gate is: A variation of OR logic is

Inputs		Output	
A	В	Z	
0	0	0	
0	1	1	
1	0	1	
1	1	1	

Compare this with the truth table for an AND gate. Figure 7 shows the symbols for the 2-input and 3-input OR gates.

Although OR, AND, and NOT gates are able to cover all possible logic operations, a particular circuit may require a large number of such gates. Simplification and reduction in gate numbers is made possible by the use of certain other types of gate.

Figure 8 shows the symbol for a NAND gate. As the symbol implies, this is an AND gate with a negated output. Its logic equivalent in terms of AND and NOT is shown in Fig. 8b. Its name is a contraction of NOT-AND. Note that the negation of AB (or NOT-AB) is indicated by a bar over AB to give \overline{AB} . Here is the truth table for a 2-input NAND gate:

Inputs		Output
A	В	Z
0	0	1
0	1	1
1	0	1
1	1	0

Corresponding to NAND, there is also a NOR, or NOT-OR gate (see Fig. 9). Its truth table is:

Inputs		Output
A	В	Z
0	0	1
0	1	0
1	0	0
1	1	0



Fig. 6.

Fig. 7.

Fig. 8.

Fig. 9.

It applies only to a 2-input gate. The output of an OR gate is high if one input or the other or both inputs are high. The output of an XOR gate is high if one input or the other, but NOT both, is high. This is shown in the truth table:

In	puts	Output
Α	В	Z
0	0	0
0	1	1
1	0	1
1	1	0
	A B =1 exclusive -	A⊕ B OR
	A Z=	A(+) B
	в =1	-
	exclusive -	NOR



tor

There is also an exclusive-NOT gate whose output is the inverse of an XOR gate. The XNOR gate is also known as the parity gate or coincidence gate, since its output is high when both inputs are low or both are high. The symbols for XOR and XNOR gates are shown in Fig. 10.

All logic operations can be performed with only NAND gates or only NOR gates as will be explained later.

Logic families

There are several ways of implementing a gate as an integrated circuit. Manufacturers have produced several families of ICs that comprise not only



Fig. 11.

known as exclusive OR or XOR. individual logic gates but also more complicated logic circuits consisting of several or many such gates connected together on a single chip. The more complex logic devices include counters, dividers, coders and decoders, registers, and arithmetric units. The most complex of all include microprocessors, memories, modems and many other specialized logic devices. A family of logic ICs is based on one particular method of fabrication. One of the most successful and widely used of these is transistortransistor logic, abbreviated to TTL. The circuit of a gate is based on a number of n-p-n bipolar transistors plus a few resistors and diodes. The ICs of this series all have a type number beginning with 74. This is followed by two or more digits to indicate the device or devices in the IC. For example, 7400 has four 2-input NAND gates; 7404 has six NOT gates; 74151 is a more complex IC, an 8-bit multiplexer or data selec-

> The 74 series is used less often nowadays, since it has been superseded by several variants, identified by code letters in the type number. The performance of these sub-families is superior to that of the original 74 series in various ways. Thus, the 74LS series requires less power. The 74HC series is based on complementary MOS transistors; its power requirement is very small and it has a wider range of operating voltages. In particular, it can operate on voltages as low as 2 V, making it very suitable for battery-powered equipment. The 74AC series is able to operate at higher speed than the other series. All series have equivalent ICs; for example, the 74LS00, 74HC00 and 74AC00 all have four 2-input NAND gates with identical pin connections.

Another major series is the 4000 series. This has ICs that are equivalent to the 7400 series. For example, the 4011, with four 2-input NAND gates. is the equivalent of the 7400. though the pin connections are slightly different. The 4000 series has a wide range of operating voltages (3-15 V), but is appreciably slower than the 7400 series and its relatives. But it is fast enough for many purposes.

45



Fig. 12.

Emitter-coupled logic (ECL) I²L gate connected to it. If both is one of the fastest families. Its speed is due to the bipolar transistors not being switched fully on. This means that they are not saturated and it takes far less time to switch them off again. The disadvantage is that high and low levels are close and ECL is relatively more subject to noise.

Integrated injection logic (I²L) has a very simple construction (see Fig. 11), with no on-chip resistors. This results in considerable saving of space, so making I²L particularly suitable for building highly complex circuits on a single chip. In the NAND gate of Fig. 11, a low input to either one or both of the input terminals draws current through the p-n-p transistor and turns the n-p-n transistor off. This gives a high-impedance output, that is, one which draws no current from the input of an inputs are high, current flows to the base of the n-p-n transistor, turning it on. The output will now draw current from another gate input, so it acts as a low-impedance output. The demand for fast lowpower ICs for use in batterypowered equipment such as lap-top computers has led to the development of low-voltage CMOS ICs. Series such as LV-HCMOS and HLL operate on 3.3 V.

Logic operations

It was stated earlier that all logic operations can be performed with nothing but NAND gates or NOR gates. Figure 12 shows how the basic operations may be performed. In Fig. 12a the inputs of the NAND gate are wired together, so they are both high or both low. Examination of the truth

	(a) AND gate	(b) OR gate	(c) NOT gate
1	AB = BA	A+B = B+A	
2	(AB)C = A(BC)	(A+B)+C = = A+(B+C)	
3	AA = A	A+A = A	
4	$A \cdot 1 = A$	A+1 = 1	
5	A0 = 0	A+O = A	
6	A(B+C)	AB+AC	
7	$\overline{A}A = 0$	$A + \overline{A} = 1$	
8			A = A

Box 3. The eight theorems derived from the basic rules of Boolean Algebra.

GENERAL INTEREST

table for NAND shows that only the first and last lines apply, giving the same table as that for NOT. In Fig. 12b, we use this action to invert the action of a NAND gate and so obtain AND.

The action of the circuit of Fig. 12c is best followed by using a truth table. We use this as an example of the techniques used for symbolizing logic operations.

A	в	Ā	$\overline{\mathbf{B}}$	$\overline{A}\overline{B}$	$\overline{A} \overline{B}$	
0	0	1	1	1	0	
0	1	1	0	0	1	
1	0	0	1	0	1	
1	1	0	0	0	1	

Begin by filling in all possible combinations of inputs in the first pair of columns. In the second pair of columns, we have the outputs of the NOT gates, which consist of the inverse of their inputs. That these are inverses is indicated by the bar over each symbol. In the column headed $\overline{A} \overline{B}$, we have the effect of ANDing \overline{A} and \overline{B} (check with the truth table for AND that values are entered correctly). This is the first stage of the NAND operation. To symbolize the AND operation, it is conventional to write the symbols A and B side by side with no gap between them, just as when we write ab in algebra to indicate multiplying *a* by *b*. In the last column we have the inverse of \overline{A} \overline{B} , written \overline{A} \overline{B} . This completes the NAND operation. Comparing the last column with the truth table for OR, we see that tion: they are identical: NANDing the inverses of A and B is the same as ORing them.

Figure 12d shows how to build an XOR gate from NAND gates. The truth table is:

A	В	ĀB	$A(\overline{AB})$	$B(\overline{AB})$	A⊕B
0	0	1	1	1	0
0	1	1	1	0	1
1	0	1	0	1	1
1	1	0	1	1	0

Use the table for NAND to work out the steps in the table above. In the last column we write the NAND of the two previous columns. Comparison with the table for XOR shows that these four NAND gates perform the function of XOR. The last column is headed with A and B joined by the symbol for XOR. The symbol for XOR is \oplus and that for XNOR is Θ .

These few examples show that AA = 0 (Theorem 7a): electronic circuits are able to perform a range of logic operations from the simplest to the most complex.

Boolean algebra

It is clear from the preceding section that there is more than one way to effect a logic operation. One of the aims of logic circuit design is to reduce the number of gates required to a minimum. Logic expressions can be simplified according to the rules of Boolean Algebra. The basic rules, or axioms, are those which govern the operation of NOT, AND and OR gates. From these we derive a number of theorems which are listed in Box 3. A and B are logic variables that can take the value 1 (high) or 0 (low). In the box, the symbol · represents AND, where writing the two symbols side by side would not be clear. To confirm any of the eight theorems, draw out the corresponding logic diagram and consult the appropriate truth tables. Theorems 1, 2 and 6 can be extended to apply to a greater number of variables.

Simplifying logic diagrams is a matter of using the theorems. Take the diagram in Fig. 13 as an example. Start by labelling the inputs A, B and C. Work from left to right, writing the output values against each gate and carrying these values on to the next gate. The result is the equa-

 $Z = AB(B + \overline{A}C).$

Removing the brackets (Theorem 6a):

 $Z = ABB + AB\overline{A}C.$

But BB = B (Theorem 3a), and Ignoring the carry for the mo-

Fig. 13.

-		
Z -	AB + 0.BC	

From Theorem 5a:

	Z	=	AB+0.	
--	---	---	-------	--

From Theorem 5b:

Z = AB.

Thus, the circuit of five gates simplifies to just one AND gate. Also, the result shows that the value of Z does not depend on the value of C. Not all circuits will reduce so dramatically, but it is usually possible to make at least a small reduction in the number of gates. One useful technique for analysing and then simplifying logic statements is a Karnaugh Map. This is really a different way of setting out the truth table for the number of variables involved, followed by a routine for simplifying the expressions and for identifying redundant variables (such as C in the example above). For details of the Karnaugh technique, the reader is referred to one of the standard textbooks on Boolean algebra.

Digital maths

Electronic circuits can handle logic and, since maths has a very logical basis, they have no difficulty in handling numerical operations, too. The only condition is that the numbers must be expressed in the binary system. Let us look at binary addition. The rules for adding two binary digits are

0 + 0 = 0
0+1 = 1
1 + 0 = 1
1+1 = 1, carry 1.

ment, we can set out the digits to be added (A and B) and their sum (Z) in a table:

A	В	Z
0	0	0
0	1	1
1	0	1
1	1	0

This is recognizable at a glance as the truth table for XOR. One stage, at least, of binary addition can be done with one of the logic gates we have already described. The table for the carry digit, Z', is:

A	В	Z
0	0	0
0	1	0
1	0	0
1	1	1

This is the truth table for AND. Since we need an AND gate for the carry digit, we do not need an XOR gate as such; the combination of AND and two NORs in Fig. 14 performs the XOR function. This circuit is known as a half-adder, because its operation is restricted to adding two one-digit binary numbers.

Sometimes, this is all that is required, but more often we want to add two numbers which each have several digits. For this operation we need a circuit that is able to accept the carry-in digit from a previous stage of addition. Figure 15 shows the circuit of a fulladder, which has an input for the carry-in digit. Its outputs are Z (the sum of A, B, and the carry-in digit), and a carry-out, Z', to the next stage.

To add two binary numbers of n digits each, we need a half-adder for the first digit and (n-1) full-adders for the other digits (Fig. 16). Such a circuit is able to add all the digits of the two numbers simultaneously and is known as

THE DIGITAL SOLUTION - PART 2

a parallel adder. In practice, addition is not completely simultaneous, for it takes time for each stage to produce the carry digit and pass it on to the next stage. The carry process ripples along the chain of adders and, until carrying has reached the last adder of the chain, the output will be incorrect. This ripple effect is something that has to be taken account of in the design of digital circuits.

Binary subtraction

It is possible to design logic circuits to subtract one binary number from another, but there is no need to go to such lengths. With a little manipulation of the digits, we can arrange for them to be subtracted by using an addition circuit. There are two methods, the first of which uses the 1's complement. This is obtained by writing (or obtaining by a NOT gate) the inverse of each digit of the number to be subtracted. For example, find

100101-11001.

The 1's comp	lement of 11001
is	00110
Add	100101
Sum	101011
Remove the d	igit from the left
of the sum a	nd add it to the
remainder	

cinanaci	01011
	1
Result	1100

This technique is easily performed by logic circuits or a computer program. Another technique uses the 2's complement. This is obtained by taking the 1's complement and additing 1 to it. In the example above, the 2's complement of 11001 is

	00110
Add	1
Gives	00111
Add	100101
Sum	101100

Remove the digit from the left and discard it; the result is 01100 = 1100 since the 0 at the left can be ignored. Most computers use the 2's complement.

Negative numbers

Sometimes we use a special convention for expressing negative numbers. The first digit (or binary digit or bit) is used as a sign bit. If this is 0, the number is positive; if it is 1, the number is negative. The rest of the number represents its magnitude. If the sign bit is 0 (positive number), the remaining bit represents the magnitude in the usual way. If the sign bit is 1 (negative number), the remaining bits represent the 1's complement or the 2's complement. Using this system, we add the sign bits along with the rest of the numbers so the same logic circuit is used, whether or not the sign bit convention is used. If two positive numbers are added, the result is the same in either case. If one or both are negative, we need to take the convention into account when interpreting the result. In the example above, which may be rewritten as 100101+(-11001), write the numbers according to the sign bit convention, noting that both numbers must have the same number of digits:

+100101 is written 0100101: -11001 is first written as -011001 to give it the same number of digits, then takes its complement. The 2's complement is 100101+1 =100111. Precede by the nega-

ELEKTOR ELECTRONICS JANUARY 1995

Printed	d Circu	it Boards fo	or Amateu	r Radio Sch	iools (Colleges
Short	Wave	Listeners	Clubs	Hobbyists	& Ii	
A range of	Printed (Circuit Boards	in stock fro	m many of the	Projects	in Magazines

Kits Projects a your own Schematic drawings and also C.A.D. facilities. We supply ONE OFF Prototypes Phone between 9.00am and 5.30pm Monday to Friday for helpful advice and assistance Club talks and demonstrations of Printed Circuit Board manufacture ORP involvement etc

0121 - 384 2473

80 Clarence Road, Birmingham B23 6AR (Please mention where you spotted this advertisement)

tive sign bit to obtain 1100111 and add the two numbers: 0100101 1100111 Sum 10001100 As usual in 2's complement arithmetic, discard the first digit to give 0001100. This begins with a 0, so it is positive with a value 001100 = 1100.

Subtracting the first number from the second:

11001+(-100101) gives a nega-

tive result: write 11001 as 0011001, including the sign bit and 100101 as its 2's complement, preceded by its negative sign bit: 1011011. Thus 0011001

1011011 1110100.

The first digit shows that the result is negative. The 2's complement of the remainder is 001011+1 = 001100 = 1100.

Next month we shall see how this outline of essentials is applied in practice.

Test yourself

gives

- 1. Show by writing out the truth table that inverting A and B and then ORing them is equivalent to ANDing them.
- 2. Check that the circuit of Fig. 14 adds correctly by writing out its truth tables.
- 3 Find
- (a)11001011+1001101;
- (b)10101010-111101.

Answers to Test yourself (1)

- 1. a) 10011: b) 101101:
- c) 10100111. 2. a) 12; b) 39; c) 2897.
- 3. a) 16; b) 5F; c) CD7.
- 4. 011010000010.
- 5. 951.
 - [940124-II]

QUASI-ANALOGUE CLOCKWORK

Digital watches with displays consisting of numbers only have lost much of their popularity over the last few years. They are now outnumbered by traditional dials with hour and minute hands actuated by a digitally controlled stepper motor. These watches (and clocks) are the best of both worlds because they have an analogue readout with digital control. The LED clock described in this article is based on the same principle, only there are no moving parts at all.

Design by P. Hogenkamp

THE quasi-analogue clockwork discussed in this article uses 144 LEDs (light emitting diodes) to indicate the time on a round, quasi-analogue dial with a diameter of about 22cm. One of twelve green LEDs lights at maximum intensity to mark the hours, while the other eleven are dimmed. Between two green LEDs sit 11 red LEDs, each of which represents a period of five minutes. In this way, the time is indicated with an accuracy of five minutes. This would seem to be enough in view of the mostly decorative function of the present clockwork.

To keep the circuit as simple as possible, it is based on discrete logic integrated circuits from the 4000 CMOS series only.

Circuit description

The complete circuit diagram of the clockwork is given in Fig. 1. The power supply is a simple, conventional, design which also supplies a pulseshaped 50-Hz signal. These pulses are derived from the mains voltage with the aid of a network consisting of R₂₀ and C5. Next, Schmitt-trigger IC4b turns the sine-wave shaped pulses into rectangular pulses which are used to clock counter/divider IC1. Since this IC is wired for a total divisor is 1,500, the frequency of the output signal is 1/300 Hz. That equals one pulse per five minutes. A divisor of 1,500 is achieved by detecting the binary code '1500' with the aid of IC_{2a} and IC_{2b} .

When the value 1500 is reached, a pulse is generated via R_5 and C_1 . The pulse is cleaned and shaped by gates IC_{3c} and IC_{3d} . Next, it resets IC_1 , and increases the contents of IC_5 by one. The other input of IC_{3d} is connected to push button S_1 . This button serves to adjust the clock. The pulse supplied by the push-button is 'debounced' by network R_3 - R_2 - C_3 . Every time the button is pressed, the readout will advance by one LED position.

Circuit IC5 operates as a five-minutes counter, and has 12 states, corresponding to 0, 5, 10, 15, 20, 25, 30, 35, 40, 45, 50 and 55 minutes. The outputs of IC₅ determine which output of multiplexer IC₇ (a 4067) is actuated. The common input of the multiplexer is connected to the +12 V supply rail via a $680-\Omega$ resistor, R₁. When all multiplexer inputs (A-D) are held at 0, the anode terminals of the LEDs connected to output A0 (D1, D13, D25, D37, D49, D61, D73, D85, D97, D109, D121 and D_{133}) are connected to the 12-V supply via resistor R₁. To make a LED light, however, its cathode must be pulled to ground. That is done by another multiplexer, IC8, which has its common output connected to ground via R4 (820 Ω). The binary pattern applied to the A-D inputs determines which LED has its cathode connected to ground.

As soon as IC_5 reaches state '12' (which corresponds to 0 minutes), the counter is reset via IC_{4c} and IC_{4d} . Also, IC_6 receives a clock pulse which marks the start of a new hour. Increasing the contents of IC_6 results in the next output of IC_8 going low. The multiplexer then ensures that the cathodes of the selected LEDs are pulled to ground. As soon as IC_6 supplies the binary code '12', a reset pulse is generated via IC_{3b} , R_7 , C_4 and IC_{3a} . This pulse resets IC_6 to state '0', so that the counter can start to count 12 hours again.

The structure of the LED matrix may be a bit difficult to distill from the circuit diagram. It is, therefore, shown separately in **Fig. 2**.

As already mentioned, the display has 132 red LEDs and 12 green LEDs. The green LEDs light continuously at low intensity. This is achieved by connecting their cathodes to ground via 10-k Ω resistors (R₈-R₁₉). If you want to increase the brightness of the green LEDs, you may lower the value of R₈-R₁₉ to, for instance, 3.3 k Ω . Since the anodes of the LEDs are connected to +12 V via resistor R₂₃, a constant current of about 0.5 mA flows through each LED. At the full hour, the relevant green LED must light at maxi-

Fig. 1. Circuit diagram of the quasi-analogue clockwork.

mum intensity. That is achieved by connecting a diode and an $820-\Omega$ resistor, R_4 , in parallel with the selected LED. This trick explains why the LEDs connected to line A0 are wired differently in the matrix.

The power supply of the clockwork is straightforward. A discrete bridge rectifier turns the 9-V alternating voltage applied by a transformer into a direct voltage of about 12.5 V. A

Fig. 2. Schematic structure of the LED matrix. Note that the LEDs which indicate the hours are connected in a special way. resistor-zener diode stabilizer, R_{22} - D_{161} , is used to obtain a reasonably stable +12 V supply voltage. LED D_{162} is located in the centre of the dial, and lights as a soon as the supply voltage is present. The last LED on the dial, D_{163} , flashes at a slow rate to indicate that the clock is 'ticking'.

Construction

The printed circuit board designed for the clockwork has a fairly unusual size and shape. The special design is necessary because the circuit board doubles as the dial of the clock. The track layout and component mounting plan

Fig. 3. Track layout and component mounting plan of the clockwork PCB, shown at 85% of true size (board available ready-made through the

COMPONENTS LIST

Resistors:

R1 = 680Ω R2 = $390k\Omega$ R3;R5;R6;R7 = $82k\Omega$ R8-R19 = $10k\Omega$ R20 = $22k\Omega$ R21;R24 = $2k\Omega2$ R22 = 10Ω 1W R23 = $1k\Omega5$

Capacitors:

C1-C5;C8-C15 = 100nF C6;C7 = 100µF 25V

Semiconductors:

D1;D13;D25;D37;D49;D61;D73;D85;D97 ;D109;D121;D133 = LED, green, 3mm D2-D12;D14-D24;D26-D36;D38-D48; D50-D60;D62-D72;D74-D84;D86-D96; D98-D108;D110-D120;D122-D132; D134-D144;D162;D163 = LED, red, 3mm D145-D156 = 1N4148 D157-D160 = 1N4001 D161 = 12V 1W zener diode IC1 = 4060 IC2 = 4082

IC3;IC4 = 4093 IC5;IC6 = 4024 IC7;IC8 = 4067

Miscellaneous:

K1;K3 = 2-way PCB terminal block, raster 5mm K2 = 2-way PCB terminal block, raster 7.5mm S1 = Multimec 2CTL2 press key. Printed circuit board 930024 (see page 78).

Readers Services, see page 78).

Use your electronics know-how to create great sound!

Speaker Builder, the world's only loudspeaker magazine in English, can show you how to achieve excellence in sound from your stereo system. Whether you're modifying and improving your present speakers or building a new design from scratch, Speaker Builder contains the latest in loudspeaker technology. Within its pages, learn about Thiele-Small design software, build an inexpensive measurement mike good enough for the professionals, or simply indulge in reading about the experiences of others using their technical skills to improve the sound around them.

Since 1980, Speaker Builder has been exploring

both the traditional and more unusual formats for loudspeakers. From pipes to corrugated boxes to transmission lines and electrostatics, every conceivable medium is discussed. An international forum for speaker enthusiasts the world over, sharing ideas and designs, *Speaker Builder* has made it possible for thousands to enjoy the highest quality sound without straining their budgets.

The publishers of *Speaker Builder* invite you to use your electronics know-how to discover the world of better sound. To subscribe, simply return the form below with your payment or FAX your credit card order and receive 8 issues of *Speaker Builder* for a low introductory rate of \$45 for a one- year subscription. That's a \$5 savings off the regular overseas airmailed rate. Or you may subscribe for two years at \$80 (\$10 off).

	One Year \$45 2 Years \$80 Remittances in US funds drawn on a US bank only.	
MC/VISA NU	UMBER EXP. DATE	_
NAME		-
ADDRESS		_
CITY	Speaker Builder PO Box 494, Peterborough, NH 03458-0494 USA (603)924-9464 or FAX (603)924-9467 24 hours	

IF AN ADVERT IS WRONG, WHO PUTS IT RIGHT?

We do.

The Advertising Standards Authority ensures advertisements meet with the strict Code of Advertising Practice. So if you question an advertiser, they have to answer to us.

To find out more about the ASA, please write to Advertising Standards Authority, Dept. X, Brook House, Torrington Place, London WC1E 7HN.

This space is donated in the interests of high standards in advertisements.

are given in **Fig. 3**. Unfortunately, the position of the LEDs in a circle requires a fair number of wire links on the board.

The board which comes through our Readers Services is square, and may be made round with the aid of a jigsaw before any components are fitted. The circuit board underneath C_6 and C_7 has to be cut out to give these capacitors a recessed mounting.

After the sawing work, start the electronic construction by fitting the wire links. Next, all parts may be mounted. Because the clockwork will have to be as flat as possible, it is necessary to mount the LEDs close to the board surface. Also use miniature ceramic decoupling capacitors. If you are confident about your soldering skills, you may fit the ICs without sockets.

The clock will start to work the moment the 9-V transformer is connected to terminal block K_{1} .

Assuming that the clockwork is hung up with K_1 down and push-button S_1 up, the first green LED to light will be D_1 . The time indicated is then three o'clock. Every time S_1 is pressed, the clock is advanced five minutes.

The finishing touches to the clock depend on your own creativity. For instance, the dial may be covered by a

round bezel, which partly obscures the components, but leaves the active LEDs clearly visible. Alternatively, a piece of perspex leaves 'the works' in sight. And that, arguably, will be the best option for the true electronics enthusiast. (930024)

FOCUS ON: DEBUGGING PCs A P.O.S.T. DIAGNOSTIC CARD

This article, apart from giving some insight into the cause of errors that can occur in a PC, presents a power-on self-test (P.O.S.T.) card which provides a number of powerful hardware fault tracing utilities.

Design by M. Rathjen

USING a PC is one thing, getting it to work again after a major crash is another kettle of fish. What do you do if the machine fails to boot all of a sudden, and only produces a couple of short beeps at power-on? That will typically happen when the guarantee period has just expired, and you are hard pressed to get a report out by the deadline.

As of the IBM PC/AT, an 80286based PC introduced in 1983, every PC, be it a 386, 486 or Pentium type, has a built-in power-on self test function (P.O.S.T.). In most PCs, the power-up booting sequence is performed in steps, leaving certain codes at port address 80H. The meaning of this 'diagnostic' code may be found in a list which is supplied (rarely, though) by the manufacturer of the BIOS (basic input output system) ROMs in the PC. Although P.O.S.T. codes are not intended for the end user, they do provide useful information on what goes wrong in a faulty PC during the crucial boot-up phase. After all, if the machine does not get past the self-testing phase, you will be unable to load and run special diagnostic programs from disk.

The half-length 8-bit insertion card described here captures and indicates the P.O.S.T. code on a pair of 7-segment displays. It may be configured to read other port addresses as well, and also gives a present/absent indication of the PC's four power supply voltages.

MAIN SPECIFICATIONS

Card address:	user selectable, 60H, 80H, 84H, 90H, 280H or 300H.
PSU check:	4 LEDs
Display:	hexadecimal, 2-digit 7-segment LED
Card type:	8-bit, ISA, through- plated

General points

Immediately after the PC is switched on, some pretty rigorous testing is done on the internal hardware. The BIOS integrates a number of routines which check out nearly everything inside the PC, from the memory to the interrupt (IRQ) routines. Before each test, the BIOS sends the corresponding P.O.S.T. code to the diagnostic port. If the PC remains 'stuck' in a certain test routine, the associated P.O.S.T. code will remain on the display, allowing you to start thinking about a possible cause of the problem.

Let us take an example: an AT/386 machine fitted with an AMI BIOS v. 2.21 crashes at P.O.S.T. code 27H. According to the information in **Table 1** (overleaf) this code means that an error has occurred in the 64-Kbyte base memory test. Quite likely, the fault is in one of the memory chips, or in a SIPP or SIMM module.

The appendices with this article show the P.O.S.T. codes for a number of popular BIOS ROMs. Unfortunately, owing to space restrictions, the information is not exhaustive. If your PC has a BIOS which is not listed, contact the manufacturer to obtain a copy of the P.O.S.T. code set.

The electronics

In view of the simplicity of the P.O.S.T. insertion card, a block diagram is not given. So, let us move on straight away to the circuit diagram, which is presented in **Fig. 1**. A pair of GALs (generic array logic) simplifies the circuit considerably because these ICs contain a fair number of logic circuits. GAL IC₁ functions as the card address

Fig. 1. Circuit diagram of the P.O.S.T. diagnostic card. Simple and effective as a stethoscope! The use of two GALs results in a remarkably low component count.

decoder. It also reads the address set on a 5-way DIP switch. This is necessary because PC manufacturers unfortunately have not agreed on a standard address. The address setting will be reverted to further on. The advantage of a GAL over the ubiquitous '688 address decoder is that it is capable of instantaneous address comparison, i.e., not incremental-binary.

GAL IC₁ performs Boolean logic using address lines A0 and A9, plus control lines AEN (address enable) and IOWR (input/output write) as input variables. It also reads the logic levels supplied by DIL switch S_1 . The default port address setting is 60H (yes, for XTs), since that is not listed as one of the possibilities in Fig. 1. Remember, we are dealing with hexadecimal numbers here. For example, address 300H is selected if both A8 and A9 are logic high, and all other address lines, logic low (see **Table 2**).

The second GAL, IC_4 , is programmed to function as a dual BCDto-7 segment decoder (see Ref. 1), turning the output codes supplied by octal bistable IC_3 (74HCT273) directly into drive signals for the LED segments. Current limiting is provided by a resistor network. Apart from reducing the component count, the GAL also extends the possibilities of most conventional BCD-to-7 segment decoders by being able to display hexadecimal numbers also. The 7-segment LED displays are common-cathode types. The current flow is, therefore, from the positive supply line, via the GAL outputs, current limiting resistors (220 Ω) and a transistor c-e junction, to ground.

Circuit IC_2 divides the system clock down to a value suitable for multiplex-

POST Codes - AMI BIOS 2.2X

 100. Prag test 103. Register test 105. ROM checksum 105. ROM checksum 106. Page register test 107. 8254 timer test 112. Memory refresh initialization 115. 8237 DMA controller test 118. 8237 DMA initialization 118. 8237 DMA controller test 118. 8237 DMA controller initialization 118. 8259 interrupt controller initialization 118. 8259 interrupt controller test 121. Memory refresh test 124. Base 64K address test 127. Base 64K memory test 124. 8742 keyboard self test 120. MC146818 CMOS test 130. Start first protected mode test 133. Memory sizing test 136. First protected mode test 133. Memory sizing test 136. First protected mode test 139. First protected mode test 139. First protected mode test 139. First protected mode test 149. First protected interrupt vector area 145. Verify CMOS configuration 148. Unexpected interrupt test 142. Start Second protected mode test 151. Verify LDT instruction 154. Verify TR instruction 154. Verify LAR instruction 155. Verify UERR instruction 155. Verify UERR instruction 156. Start third protected mode test 157. Verify LAR instruction 157. Verify LAR instruction 157. Verify LAR instruction 158. Address line test 156. Start third protected mode test 157. Verify memory test 157. System memory test 158. Shadow memory test 158. Shadow memory test 158. Copy system BIOS to shadow memory 158. 254. clock test 169. Initialize hardware interrupt vector 160. Math coprocessor test 161. Determine LPT ports available 163. Determine LPT ports available 164. System key lock test 165. External ROM scan 165. System boot in	00 - Flag test
 Negister test System hardware initialization BIOS ROM checksum Page register test Page register test Sesta timer test Memory refresh initialization 8237 DMA controller test 8237 DMA controller test 8237 DMA controller initialization 8259 interrupt controller initialization 8259 interrupt controller test 83742 keyboard self test Start first protected mode test Si First protected mode test First protected mode test First protected mode test First protected mode test Verify CMOS configuration First and initialize video system Unexpected interrupt test Verify LDT instruction Verify LAR instruction Verify LAR instruction Verify LAR instruction Verify VERR instruction Adress line 20 Test Unexpected exception test Si Start third protected mode test Verify wemory test Verify memory test System memory test Si System memory test Si System memory test Si Shadow memory test Si Shadow memory test Si System MeloS to shadow memory Eisplay configuration error messages Copy system BIOS to shadow memory Sisplay configuration error messages Copy system BIOS to shadow memory Sisplay configuration error messages Determine LPT ports available Determine LPT ports available<!--</th--><th>00. Flag lest</th>	00. Flag lest
 b) System naturation c) Page register test c) Page register test d) Set timer test e) Set timer test test f) Set timer test	05 . Register lest
 b) Sick KUM Checksum OC: Page register test OF: 8254 timer test 12: Memory refresh initialization 15: 8237 DMA initialization 18: 8237 DMA initialization 18: 8259 interrupt controller initialization 18: 8259 interrupt controller test 21: Memory refresh test 24: Base 64K address test 27: Base 64K memory test 24: 8742 keyboard self test 20: MC146818 CMOS test 30: Start first protected mode test 33: Memory sizing test 36: First protected mode test failed 30: CPU speed calculation 37: Read 8742 hardware switches 42: Initialize interrupt vector area 45: Verify CMOS configuration 48: Test and initialize video system 48: Unexpected interrupt test 44: Start Second protected mode test 51: Verify LDT instruction 54: Verify LAR instruction 54: Verify VERR instruction 54: Verify VERR instruction 56: Start third protected mode test 51: Unexpected exception test 66: Start third protected mode test 52: Verify WERR instruction 54: Address line test 55: Shadow memory test 75: Verify memory configuration 78: Display configuration error messages 78: Copy system BIOS to shadow memory 71: Estermine keyboard type 84: Stuck key test 80: Initialize BIOS data area 92: Fixed/Floppy controller test 93: Determine LPT ports available 99: Initialize BIOS data area 90: Fixed/Floppy controller test 91: Fielppy disk test 92: Fixed disk test 93: Determine LPT ports available 99: Initialize BIOS data area 90: Fixed/Floppy controller test 91: Fielppy disk test 92: Fixed memory test 93: Determine LPT ports available 94: Fixed disk test 95: Fielppy disk test 96: Determine	00 . System hardware milianzation
 DC : Page register test OF : 8254 timer test 12 : Memory refresh initialization 15 : 8237 DMA controller test 18 : 8237 DMA initialization 18 : 8259 interrupt controller initialization 15 : 8259 interrupt controller test 21 : Memory refresh test 24 : Base 64K address test 27 : Base 64K memory test 2A : 8742 keyboard self test 2D : MC146818 CMOS test 30 : Start first protected mode test 33 : Memory sizing test 36 : First protected mode test 33 : Memory sizing test 36 : First protected mode test failed 30 : CPU speed calculation 3F : Read 8742 hardware switches 42 : Initialize interrupt vector area 45 : Verify CMOS configuration 48 : Test and initialize video system 48 : Unexpected interrupt test 44 : Start Second protected mode test 51 : Verify LDT instruction 54 : Verify TR instruction 57 : Verify LAR instruction 58 : Verify VERR instruction 50 : Adress line 20 Test 51 : Unexpected exception test 63 : Unexpected exception test 64 : Start third protected mode test 59 : Address line test 60 : System memory test 72 : Extended memory test 73 : Verify memory configuration 74 : Verify memory configuration 75 : Verify memory configuration 76 : System BIOS to shadow memory 77 : Base 4 clock test 81 : MC146818 real time clock test 82 : Determine keyboard type 84 : Keyboard test 73 : Determine COM ports available 96 : Determine LPT ports available 97 : Fixed disk test 82 : Fixed disk test 83 : System key lock test 84 : System boot initialization 85 :	09 . DIOS NOW CHECKSUM
 DF : 0204 limit test 12 : Memory refresh initialization 15 : 8237 DMA controller test 18 : 8237 DMA initialization 18 : 8237 DMA initialization 18 : 8259 interrupt controller initialization 15 : 8259 interrupt controller test 21 : Memory refresh test 24 : Base 64K address test 27 : Base 64K memory test 28 : 8742 keyboard self test 20 : MC146818 CMOS test 30 : Start first protected mode test 33 : Memory sizing test 36 : First protected mode test 39 : First protected mode test failed 30 : CPU speed calculation 37 : Read 8742 hardware switches 42 : Initialize interrupt vector area 43 : Verify CMOS configuration 48 : Test and initialize video system 48 : Unexpected interrupt test 45 : Verify LDT instruction 54 : Verify LDT instruction 54 : Verify LAR instruction 57 : Verify LAR instruction 50 : Verify VERR instruction 51 : Uverify LAR instruction 52 : Verify VERR instruction 53 : Unexpected exception test 54 : Unexpected exception test 55 : Verify unemory test 75 : Verify LAR instruction 76 : System memory test 77 : Verify LAR instruction 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 75 : Set ock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 96 : Determine LPT ports available 97 : Fixed /Floppy controller test 98 : Fixed disk test 42 : Fixed disk test	OF age register test
 12: Memory refresh initialization 15: 8237 DMA controller test 18: 8237 DMA initialization 18: 8259 interrupt controller initialization 11: 8259 interrupt controller test 21: Memory refresh test 24: Base 64K address test 27: Base 64K memory test 2A: 8742 keyboard self test 2D: MC146818 CMOS test 30: Start first protected mode test 33: Memory sizing test 36: First protected mode test 39: First protected mode test failed 30: CPU speed calculation 37: Read 8742 hardware switches 42: Initialize interrupt vector area 45: Verify CMOS configuration 48: Test and initialize video system 48: Unexpected interrupt test 44: Start Second protected mode test 51: Verify LDT instruction 54: Verify TR instruction 54: Verify LAR instruction 55: Verify LAR instruction 56: Start third protected mode test 51: Unexpected exception test 66: Start third protected mode test 67: System memory test 72: Extended memory test 73: Verify memory configuration 74: Verify memory configuration 75: Verify memory configuration 76: System BIOS to shadow memory 77: 8254 clock test 81: MC146818 real time clock test 84: Keyboard test 87: Determine keyboard type 8A: Stuck key test 8D: Initialize hardware interrupt vector 90: Math coprocessor test 93: Determine LPT ports available 99: Initialize BIOS data area 90: Fixed/Floppy controller test 91: Filoppy disk test 82: System key lock test 82: System key lock test 84: System key lock test 84: System key lock test 85: External ROM scan 84: System boot initialization 84: System boot initialization 85: Interrupt 19 boot loader 	UF: 8254 timer test
 15 : 8237 DMA controller test 18 : 8237 DMA initialization 18 : 8259 interrupt controller initialization 1E : 8259 interrupt controller test 21 : Memory refresh test 24 : Base 64K address test 27 : Base 64K memory test 2A : 8742 keyboard self test 2D : MC146818 CMOS test 30 : Start first protected mode test 33 : Memory sizing test 36 : First protected mode test 39 : First protected mode test failed 30 : CPU speed calculation 37 : Read 8742 hardware switches 42 : Initialize interrupt vector area 43 : Verify CMOS configuration 48 : Test and initialize video system 48 : Unexpected interrupt test 44 : Start Second protected mode test 51 : Verify LDT instruction 54 : Verify LAR instruction 55 : Verify VERR instruction 56 : Start third protected mode test 59 : Address line 20 Test 63 : Unexpected exception test 66 : Start third protected mode test 69 : Address line test 61 : System memory test 72 : Extended memory test 73 : Verify memory configuration 74 : Verify memory configuration 75 : Verify memory configuration 76 : System BIOS to shadow memory 77 : Base 4 and test 78 : Determine keyboard type 79 : Determine LPT ports available 99 : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 96 : Determine LPT ports available 97 : Fixed disk test 98 : System key lock test 97 : Fixed disk test 98 : System key lock test 99 : Initialize hord scan 91 : Fixed disk test 93 : Determine LPT ports available 94 : Fixed disk test 95 : External ROM scan 96 : System key lock test 97 : Fixed disk test 98 : System key lo	12: Memory refresh initialization
 18 : 8259 interrupt controller initialization 18 : 8259 interrupt controller ist 21 : Memory refresh test 24 : Base 64K address test 27 : Base 64K memory test 2A : 8742 keyboard self test 2D : MC146818 CMOS test 30 : Start first protected mode test 33 : Memory sizing test 36 : First protected mode test 39 : First protected mode test failed 30 : CPU speed calculation 37 : Read 8742 hardware switches 42 : Initialize interrupt vector area 43 : Verify CMOS configuration 48 : Test and initialize video system 48 : Unexpected interrupt test 44 : Start Second protected mode test 51 : Verify LDT instruction 54 : Verify TR instruction 54 : Verify LAR instruction 55 : Verify VERR instruction 56 : Start third protected mode test 59 : Address line 20 Test 63 : Unexpected exception test 66 : Start third protected mode test 59 : Address line test 60 : System memory test 75 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 75 : Second test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 96 : Determine LPT ports available 97 : Fixed disk test 98 : System key lock test 97 : Fixed disk test 98 : System key lock test 99 : Initialize HOM scan 98 : System key lock test 99 : Fixed mess test 91 : Hiterrupt 19 boot loader 	15:8237 DIVIA controller test
 16 : 6259 interrupt controller initialization 17 : 8259 interrupt controller test 21 : Memory refresh test 24 : Base 64K address test 27 : Base 64K memory test 2A : 8742 keyboard self test 2D : MC146818 CMOS test 30 : Start first protected mode test 33 : Memory sizing test 36 : First protected mode test failed 31 : CPU speed calculation 37 : Read 8742 hardware switches 42 : Initialize interrupt vector area 43 : Verify CMOS configuration 48 : Test and initialize video system 48 : Unexpected interrupt test 48 : Unexpected interrupt test 49 : Unexpected interrupt test 41 : Verify LDT instruction 54 : Verify LSL instruction 55 : Verify VERR instruction 56 : Start third protected mode test 59 : Address line 20 Test 63 : Unexpected exception test 66 : Start third protected mode test 69 : Address line test 61 : System memory test 72 : Extended memory test 73 : Verify memory configuration 74 : Verify memory configuration 75 : Verify memory configuration 76 : System BIOS to shadow memory 77 : Based clock test 78 : Determine keyboard type 79 : Math coprocessor test 79 : Determine COM ports available 79 : Initialize hardware interrupt vector 79 : Math coprocessor test 79 : Determine LPT ports available 79 : Determine LPT ports available 79 : Determine COM ports available 79 : Initialize BIOS data area 71 : Fixed disk test 72 : Fixed disk test 73 : Determine LPT ports available 74 : System key lock test 75 : Kertoral ROM scan 76 : System key lock test 77 : Fixed memory test 78 : Display contioller test 79 : Fixed memory test 71 : Titalize BIOS data area 7	18 : 8237 DIVIA Initialization
 12. 0259 Interrupt Controller test 21: Memory refresh test 24: Base 64K address test 27: Base 64K memory test 2A: 8742 keyboard self test 2D: MC146818 CMOS test 30: Start first protected mode test 33: Memory sizing test 36: First protected mode test failed 31: CPU speed calculation 3F: Read 8742 hardware switches 42: Initialize interrupt vector area 45: Verify CMOS configuration 48: Test and initialize video system 48: Unexpected interrupt test 48: Start Second protected mode test 51: Verify LDT instruction 54: Verify LSL instruction 54: Verify LSL instruction 55: Verify VERR instruction 56: Start third protected mode test 66: Start third protected mode test 67: Verify were test 67: System memory test 72: Extended memory test 75: Verify memory configuration 78: Display configuration error messages 78: Copy system BIOS to shadow memory 79: Address line altime clock test 84: Keyboard test 87: Determine keyboard type 8A: Stuck key test 82: Stuck key test 80: Initialize hardware interrupt vector 90: Math coprocessor test 93: Determine COM ports available 96: Determine LPT ports available 97: Fixed disk test A2: Fixed disk test A2: Fixed disk test A3: System key lock test A4: System key lock test A5: External ROM scan A8: System key lock test A5: External ROM scan A8: System key lock test A6: Fi error message test A7: System boot initialization B1: Interrupt 19 boot loader 	15 : 8250 interrupt controller finitialization
 21 : Memory tentest test 24 : Base 64K address test 27 : Base 64K memory test 2A : 8742 keyboard self test 2D : MC146818 CMOS test 30 : Start first protected mode test 33 : Memory sizing test 36 : First protected mode test failed 37 : CPU speed calculation 37 : Read 8742 hardware switches 42 : Initialize interrupt vector area 45 : Verify CMOS configuration 48 : Test and initialize video system 48 : Unexpected interrupt test 42 : Start Second protected mode test 51 : Verify LDT instruction 54 : Verify LAR instruction 57 : Verify LAR instruction 50 : Verify VERR instruction 51 : Verify VERR instruction 52 : Unexpected exception test 63 : Unexpected exception test 64 : Start third protected mode test 59 : Address line 20 Test 63 : Unexpected exception test 66 : Start third protected mode test 67 : Shadow memory test 75 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 75 : 8254 clock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 96 : Determine LPT ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 90 : Fixed /Floppy controller test 91 : Fielppy disk test 92 : Fixed disk test 93 : System key lock test 94 : Fi error message test 95 : Keytem at area 96 : Determine LPT ports available 97 : Fixed message test 98 : System key lock test 99 : Initialize BIOS data area 90 : Fixed/Floppy controller test <li< th=""><th>TE : 0259 Interrupt controller test</th></li<>	TE : 0259 Interrupt controller test
 24 : base 64k memory test 27 : Base 64k memory test 28 : 8742 keyboard self test 20 : MC146818 CMOS test 30 : Start first protected mode test 33 : Memory sizing test 36 : First protected mode test failed 37 : CPU speed calculation 37 : Read 8742 hardware switches 42 : Initialize interrupt vector area 45 : Verify CMOS configuration 48 : Test and initialize video system 48 : Unexpected interrupt test 45 : Verify CMOS configuration 48 : Test and initialize video system 48 : Unexpected interrupt test 45 : Verify LDT instruction 54 : Verify LSL instruction 57 : Verify LSL instruction 50 : Verify VERR instruction 51 : Verify VERR instruction 52 : Verify VERR instruction 53 : Unexpected exception test 66 : Start third protected mode test 59 : Address line 20 Test 63 : Unexpected exception test 66 : Start third protected mode test 69 : Address line test 61 : System memory test 72 : Extended memory test 73 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 78 : 8254 clock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 96 : Determine LPT ports available 96 : Determine LPT ports available 96 : Determine LPT ports available 97 : Fixed disk test A3 : System key lock test A5 : External ROM scan A8 : System key lock test A5 : External ROM scan A8 : System key lock test A7 : Fired disk test A7 : Fired disk test A5 : External ROM scan	21 . Melliory reliest lest
 27 : base own memory test 2A : 8742 keyboard self test 2D : MC146818 CMOS test 30 : Start first protected mode test 33 : Memory sizing test 36 : First protected mode test failed 37 : CPU speed calculation 38 : Read 8742 hardware switches 42 : Initialize interrupt vector area 45 : Verify CMOS configuration 48 : Test and initialize video system 48 : Unexpected interrupt test 42 : Start Second protected mode test 51 : Verify LDT instruction 54 : Verify LAR instruction 57 : Verify LSL instruction 50 : Verify VERR instruction 51 : Verify VERR instruction 52 : Verify VERR instruction 53 : Unexpected exception test 66 : Start third protected mode test 51 : Verify memory test 65 : System memory test 75 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 75 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 75 : Zetremine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 96 : Determine LPT ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 97 : Fixed disk test A2 : Fixed disk test A3 : Determine LPT ports available 99 : Initialize BIOS data area 97 : Fixed disk test A3 : Determine LPT ports available 98 : Distage controller test 99 : Fixed JPS controller test 91 : Fixed JPS controller test 92 : Fixed disk test A3 : External ROM scan A8 : System key lock test A5 : External ROM scan A8 : System key lock test A5 : External ROM sca	27 : Base 64K memory test
 2D : MC146818 CMOS test 30 : Start first protected mode test 33 : Memory sizing test 36 : First protected mode test failed 31 : CPU speed calculation 35 : Read 8742 hardware switches 42 : Initialize interrupt vector area 45 : Verify CMOS configuration 48 : Test and initialize video system 48 : Unexpected interrupt test 42 : Start Second protected mode test 51 : Verify LDT instruction 54 : Verify LAR instruction 57 : Verify LAR instruction 50 : Verify VERR instruction 50 : Verify VERR instruction 51 : Unexpected exception test 63 : Unexpected exception test 64 : Start third protected mode test 59 : Address line test 60 : System memory test 75 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 71 : 8254 clock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 90 : Fixed/Floppy controller test 91 : Floppy disk test A2 : Fixed disk test A3 : Determine LPT ports available 93 : Determine LPT ports available 94 : Determine LPT ports available 95 : Floppy disk test A2 : Fixed disk test A5 : External ROM scan A8 : System key lock test A5 : External ROM scan A8 : System boot initialization B1 : Interrupt 19 boot loader 	21 : Base 04K memory lest
 30: Start first protected mode test 33: Memory sizing test 36: First protected mode test 39: First protected mode test failed 31: CPU speed calculation 35: Read 8742 hardware switches 42: Initialize interrupt vector area 45: Verify CMOS configuration 48: Test and initialize video system 48: Unexpected interrupt test 42: Start Second protected mode test 51: Verify LDT instruction 54: Verify LR instruction 54: Verify LAR instruction 55: Verify VERR instruction 50: Verify VERR instruction 51: Verify VERR instruction 52: Verify VERR instruction 53: Unexpected exception test 64: Start third protected mode test 57: Verify memory test 67: Shadow memory test 72: Extended memory test 73: Verify memory configuration 74: Desplay configuration error messages 75: Verify memory configuration 78: Display configuration error messages 78: Copy system BIOS to shadow memory 74: 8254 clock test 75: Determine keyboard type 84: Stuck key test 80: Initialize hardware interrupt vector 90: Math coprocessor test 93: Determine COM ports available 96: Determine LPT ports available 99: Initialize BIOS data area 90: Fixed/Floppy controller test 97: Floppy disk test 82: External ROM scan 83: System key lock test 84: System boot initialization 81: Interrupt 19 boot loader 	2D · MC1/6818 CMOS toot
 33 : Memory sizing test 33 : Memory sizing test 36 : First protected mode test 39 : First protected mode test failed 31 : CPU speed calculation 35 : Read 8742 hardware switches 42 : Initialize interrupt vector area 45 : Verify CMOS configuration 48 : Test and initialize video system 48 : Unexpected interrupt test 45 : Verify LMOS configuration 48 : Test and initialize video system 48 : Unexpected interrupt test 45 : Verify LDT instruction 54 : Verify LSL instruction 57 : Verify LSL instruction 57 : Verify LAR instruction 50 : Verify VERR instruction 51 : Unexpected exception test 63 : Unexpected exception test 64 : Start third protected mode test 65 : Start third protected mode test 65 : Start third protected mode test 66 : Start third protected mode test 72 : Extended memory test 73 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 75 : 8254 clock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 90 : Fixed/Floppy controller test 97 : Floppy disk test A2 : Fixed disk test A3 : System key lock test A5 : External ROM scan A8 : System boot initialization B1 : Interrupt 19 boot loader 	20 : Start first protected mode test
 36 : Metholy sizing test 36 : First protected mode test 39 : First protected mode test failed 32 : CPU speed calculation 35 : Read 8742 hardware switches 42 : Initialize interrupt vector area 45 : Verify CMOS configuration 48 : Test and initialize video system 48 : Unexpected interrupt test 45 : Verify LMOS cond protected mode test 51 : Verify LDT instruction 54 : Verify LSL instruction 57 : Verify LSL instruction 58 : Unexpected exception test 63 : Unexpected exception test 63 : Unexpected exception test 64 : Start third protected mode test 65 : Start third protected mode test 66 : Start third protected mode test 67 : Shadow memory test 78 : Display configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 75 : Stuck key test 80 : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine keyboard type 8A : Stuck key test 8D : Initialize BIOS data area 90 : Determine LPT ports available 99 : Initialize BIOS data area 90 : Fixed/Floppy controller test 91 : Propy disk test 92 : Fixed disk test 93 : Determine LPT ports available 94 : System key lock test 95 : External ROM scan 96 : System key lock test 97 : Fixed disk test 98 : System key lock test 91 : Interrupt 19 boot loader 	22 : Memory sizing test
 39 : First protected mode test 39 : First protected mode test failed 30 : CPU speed calculation 37 : Read 8742 hardware switches 42 : Initialize interrupt vector area 45 : Verify CMOS configuration 48 : Test and initialize video system 48 : Unexpected interrupt test 45 : Verify CMOS configuration 48 : Test and initialize video system 48 : Unexpected interrupt test 45 : Verify LDT instruction 54 : Verify LDT instruction 57 : Verify LSL instruction 57 : Verify LSL instruction 50 : Adress line 20 Test 63 : Unexpected exception test 66 : Start third protected mode test 69 : Address line test 61 : System memory test 67 : Shadow memory test 73 : Verify memory configuration 74 : Deirfy memory configuration 75 : Verify memory configuration 76 : Display configuration error messages 77 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine COM ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 90 : Fixed/Floppy controller test 91 : Floppy disk test A2 : Fixed disk test A3 : System key lock test A4 : System key lock test A5 : External ROM scan A8 : System boot initialization B1 : Interrupt 19 boot loader 	35 : Memory Sizing lest
 3C : CPU speed calculation 3F : Read 8742 hardware switches 42 : Initialize interrupt vector area 45 : Verify CMOS configuration 48 : Test and initialize video system 48 : Unexpected interrupt test 4E : Start Second protected mode test 51 : Verify LDT instruction 54 : Verify TR instruction 57 : Verify LSL instruction 57 : Verify LRR instruction 50 : Adress line 20 Test 63 : Unexpected exception test 66 : Start third protected mode test 67 : Verify VERR instruction 60 : Adress line 20 Test 63 : Unexpected exception test 66 : Start third protected mode test 69 : Address line test 61 : System memory test 75 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 75 : 8254 clock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 99 : Initialize BIOS data area 90 : Fixed/Floppy controller test 91 : Floppy disk test A2 : Fixed disk test A3 : System key lock test A4 : System key lock test A5 : External ROM scan A8 : System boot initialization B1 : Interrupt 19 boot loader 	39 · First protected mode test failed
 3F: Read 8742 hardware switches 42: Initialize interrupt vector area 45: Verify CMOS configuration 48: Test and initialize video system 48: Unexpected interrupt test 4E: Start Second protected mode test 51: Verify LDT instruction 54: Verify LDT instruction 57: Verify LAR instruction 50: Adress line 20 Test 63: Unexpected exception test 66: Start third protected mode test 67: System memory test 67: Shadow memory test 75: Verify memory configuration 78: Display configuration error messages 78: Copy system BIOS to shadow memory 75: 8254 clock test 81: MC146818 real time clock test 84: Keyboard test 87: Determine keyboard type 8A: Stuck key test 8D: Initialize hardware interrupt vector 90: Math coprocessor test 93: Determine LPT ports available 99: Initialize BIOS data area 90: Fixed/Floppy controller test 91: Display disk test 82: Fixed disk test 83: System key lock test 84: Stystem start 85: External ROM scan 84: System boot initialization 81: Interrupt 19 boot loader 	3C · CPU speed calculation
 42 : Initialize interrupt vector area 45 : Verify CMOS configuration 48 : Test and initialize video system 48 : Unexpected interrupt test 45 : Start Second protected mode test 51 : Verify LDT instruction 54 : Verify TR instruction 57 : Verify LSL instruction 57 : Verify LAR instruction 50 : Verify VERR instruction 50 : Verify VERR instruction 51 : Unexpected exception test 63 : Unexpected exception test 66 : Start third protected mode test 69 : Address line 20 Test 63 : Unexpected exception test 66 : Start third protected mode test 69 : Address line test 61 : System memory test 72 : Extended memory test 75 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 75 : 8254 clock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 90 : Fixed/Floppy controller test 91 : Ficed disk test A2 : Fixed disk test A3 : System key lock test A5 : External ROM scan A8 : System key lock test A5 : External ROM scan A8 : System boot initialization B1 : Interrupt 19 boot loader 	3E · Bead 8742 hardware switches
 45 : Verify CMOS configuration 48 : Test and initialize video system 48 : Unexpected interrupt test 45 : Verify LDT instruction 54 : Verify LDT instruction 54 : Verify LAR instruction 57 : Verify LAR instruction 50 : Verify VERR instruction 51 : Verify VERR instruction 52 : Verify VERR instruction 53 : Unexpected exception test 56 : Start third protected mode test 59 : Address line 20 Test 53 : Unexpected exception test 66 : Start third protected mode test 69 : Address line test 66 : Start third protected mode test 69 : Address line test 66 : System memory test 75 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 75 : 8254 clock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 99 : Initialize BIOS data area 90 : Fixed/Floppy controller test 91 : Ficed disk test A2 : Fixed disk test A3 : System key lock test A5 : External ROM scan A8 : System boot initialization B1 : Interrupt 19 boot loader 	42 · Initialize interrunt vector area
 48 : Test and initialize video system 48 : Test and initialize video system 48 : Unexpected interrupt test 45 : Start Second protected mode test 51 : Verify LDT instruction 54 : Verify LAR instruction 57 : Verify LAR instruction 50 : Verify VERR instruction 60 : Adress line 20 Test 63 : Unexpected exception test 66 : Start third protected mode test 69 : Address line test 66 : Start third protected mode test 69 : Address line test 66 : Start third protected mode test 69 : Address line test 67 : System memory test 75 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 75 : 8254 clock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 90 : Fixed/Floppy controller test 91 : Floppy disk test A2 : Fixed disk test A3 : System key lock test A5 : External ROM scan A8 : System boot initialization B1 : Interrupt 19 boot loader 	45 · Verify CMOS configuration
 4B : Unexpected interrupt test 4E : Start Second protected mode test 51 : Verify LDT instruction 54 : Verify TR instruction 57 : Verify LAR instruction 50 : Verify VERR instruction 50 : Verify VERR instruction 60 : Adress line 20 Test 63 : Unexpected exception test 66 : Start third protected mode test 69 : Address line test 66 : Start third protected mode test 67 : System memory test 78 : Start or memory test 75 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 75 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 75 : 8254 clock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 90 : Fixed/Floppy controller test 97 : Floppy disk test A2 : Fixed disk test A3 : System key lock test A5 : External ROM scan A8 : System boot initialization B1 : Interrupt 19 boot loader 	48 : Test and initialize video system
4E : Start Second protected mode test 51 : Verify LDT instruction 54 : Verify TR instruction 57 : Verify LAR instruction 50 : Verify VERR instruction 50 : Verify VERR instruction 60 : Adress line 20 Test 63 : Unexpected exception test 66 : Start third protected mode test 67 : Shadow memory test 72 : Extended memory test 73 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 75 : 8254 clock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 80 : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 99 : Initialize BIOS data area 90 : Fixed/Floppy controller test 91 : Floppy disk test A2 : Fixed disk test A3 : System key lock test A5 : External ROM scan A8 : System boot initialization B1 : Interrupt 19 boot loader	4B : Unexpected interrupt test
 51 : Verify LDT instruction 54 : Verify TR instruction 57 : Verify LSL instruction 50 : Verify VERR instruction 50 : Verify VERR instruction 60 : Adress line 20 Test 63 : Unexpected exception test 66 : Start third protected mode test 69 : Address line test 61 : System memory test 75 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 75 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 75 : 8254 clock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 90 : Fixed/Floppy controller test 91 : Floppy disk test A2 : Fixed disk test A3 : System key lock test A5 : External ROM scan A8 : System boot initialization B1 : Interrupt 19 boot loader 	4E : Start Second protected mode test
 54 : Verify TR instruction 57 : Verify LSL instruction 5A : Verify LAR instruction 5D : Verify VERR instruction 60 : Adress line 20 Test 63 : Unexpected exception test 66 : Start third protected mode test 69 : Address line test 6C : System memory test 6F : Shadow memory test 75 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 75 : 8254 clock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 99 : Initialize BIOS data area 90 : Fixed/Floppy controller test 91 : Floppy disk test A2 : Fixed disk test A3 : System key lock test A5 : External ROM scan A8 : System boot initialization B1 : Interrupt 19 boot loader 	51 : Verify LDT instruction
 57 : Verify LSL instruction 5A : Verify LAR instruction 5D : Verify VERR instruction 60 : Adress line 20 Test 63 : Unexpected exception test 66 : Start third protected mode test 69 : Address line test 6C : System memory test 6F : Shadow memory test 72 : Extended memory test 75 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 78 : 8254 clock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 90 : Fixed/Floppy controller test 97 : Floppy disk test A2 : Fixed disk test A3 : System key lock test A5 : External ROM scan A8 : System key lock test A5 : External ROM scan A8 : System boot initialization B1 : Interrupt 19 boot loader 	54 : Verify TR instruction
 5A : Verify LAR instruction 5D : Verify VERR instruction 60 : Adress line 20 Test 63 : Unexpected exception test 66 : Start third protected mode test 69 : Address line test 6C : System memory test 6F : Shadow memory test 72 : Extended memory test 75 : Verify memory configuration 78 : Display configuration error messages 7B : Copy system BIOS to shadow memory 7E : 8254 clock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 99 : Initialize BIOS data area 90 : Fixed/Floppy controller test 97 : Floppy disk test A2 : Fixed disk test A3 : System key lock test A5 : External ROM scan A8 : System boot initialization B1 : Interrupt 19 boot loader 	57 : Verify LSL instruction
 5D : Verify VERR instruction 60 : Adress line 20 Test 63 : Unexpected exception test 66 : Start third protected mode test 69 : Address line test 6C : System memory test 6F : Shadow memory test 72 : Extended memory test 75 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 78 : B254 clock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 90 : Fixed/Floppy controller test 97 : Floppy disk test A2 : Fixed disk test A3 : System key lock test A5 : External ROM scan A8 : System boot initialization B1 : Interrupt 19 boot loader 	5A : Verify LAR instruction
 60 : Adress line 20 Test 63 : Unexpected exception test 66 : Start third protected mode test 69 : Address line test 6C : System memory test 72 : Extended memory test 73 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 7E : 8254 clock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 90 : Fixed/Floppy controller test 97 : Floppy disk test A2 : Fixed disk test A3 : System key lock test A5 : External ROM scan A8 : System boot initialization B1 : Interrupt 19 boot loader 	5D : Verify VERR instruction
 63 : Unexpected exception test 66 : Start third protected mode test 69 : Address line test 6C : System memory test 72 : Extended memory test 73 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 75 : 8254 clock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 99 : Initialize BIOS data area 90 : Fixed/Floppy controller test 97 : Floppy disk test A2 : Fixed disk test A3 : System key lock test A5 : External ROM scan A8 : System boot initialization B1 : Interrupt 19 boot loader 	60 : Adress line 20 Test
 66 : Start third protected mode test 69 : Address line test 6C : System memory test 72 : Extended memory test 73 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 75 : 8254 clock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 99 : Initialize BIOS data area 90 : Fixed/Floppy controller test 97 : Floppy disk test A2 : Fixed disk test A3 : System key lock test A5 : External ROM scan A8 : System boot initialization B1 : Interrupt 19 boot loader 	63 : Unexpected exception test
 69 : Address line test 6C : System memory test 72 : Extended memory test 73 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 75 : 8254 clock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 90 : Fixed/Floppy controller test 97 : Floppy disk test A2 : Fixed disk test A3 : System key lock test A5 : External ROM scan A8 : System boot initialization B1 : Interrupt 19 boot loader 	66 : Start third protected mode test
6C : System memory test 6F : Shadow memory test 72 : Extended memory test 75 : Verify memory configuration 78 : Display configuration error messages 7B : Copy system BIOS to shadow memory 7E : 8254 clock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 9C : Fixed/Floppy controller test 9F : Floppy disk test A2 : Fixed disk test A5 : External ROM scan A8 : System key lock test AF : System boot initialization B1 : Interrupt 19 boot loader	69 : Address line test
 6F: Shadow memory test 72: Extended memory test 75: Verify memory configuration 78: Display configuration error messages 7B: Copy system BIOS to shadow memory 7E: 8254 clock test 81: MC146818 real time clock test 84: Keyboard test 87: Determine keyboard type 8A: Stuck key test 8D: Initialize hardware interrupt vector 90: Math coprocessor test 93: Determine LPT ports available 96: Determine LPT ports available 99: Initialize BIOS data area 90: Fixed/Floppy controller test 97: Floppy disk test A2: Fixed disk test A5: External ROM scan A8: System key lock test AF: System boot initialization B1: Interrupt 19 boot loader 	6C : System memory test
 72 : Extended memory test 75 : Verify memory configuration 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 7E : 8254 clock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine LPT ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 90 : Fixed/Floppy controller test 97 : Floppy disk test A2 : Fixed disk test A3 : System key lock test A5 : External ROM scan A8 : System boot initialization B1 : Interrupt 19 boot loader 	6F : Shadow memory test
 75: Verify memory configuration 78: Display configuration error messages 78: Copy system BIOS to shadow memory 7E: 8254 clock test 81: MC146818 real time clock test 84: Keyboard test 87: Determine keyboard type 8A: Stuck key test 8D: Initialize hardware interrupt vector 90: Math coprocessor test 93: Determine LPT ports available 96: Determine LPT ports available 99: Initialize BIOS data area 9C: Fixed/Floppy controller test 9F: Floppy disk test A2: Fixed disk test A5: External ROM scan A8: System key lock test AF: System boot initialization B1: Interrupt 19 boot loader 	72 : Extended memory test
 78 : Display configuration error messages 78 : Copy system BIOS to shadow memory 7E : 8254 clock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine COM ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 9C : Fixed/Floppy controller test 9F : Floppy disk test A2 : Fixed disk test A5 : External ROM scan A8 : System key lock test AF : System boot initialization B1 : Interrupt 19 boot loader 	75 . Verify memory configuration
 7E : 8254 clock test 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine COM ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 9C : Fixed/Floppy controller test 9F : Floppy disk test A2 : Fixed disk test A5 : External ROM scan A8 : System key lock test AF : System boot initialization B1 : Interrupt 19 boot loader 	78 : Copy system BIOS to shadow memory
 81 : MC146818 real time clock test 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine COM ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 90 : Fixed/Floppy controller test 9F : Floppy disk test A2 : Fixed disk test A5 : External ROM scan A8 : System key lock test AF : System boot initialization B1 : Interrupt 19 boot loader 	7E : 8254 clock test
 84 : Keyboard test 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine COM ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 90 : Fixed/Floppy controller test 9F : Floppy disk test A2 : Fixed disk test A5 : External ROM scan A8 : System key lock test AF : System boot initialization B1 : Interrupt 19 boot loader 	81 : MC146818 real time clock test
 87 : Determine keyboard type 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine COM ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 9C : Fixed/Floppy controller test 9F : Floppy disk test A2 : Fixed disk test A5 : External ROM scan A8 : System key lock test AE : F1 error message test AF : System boot initialization B1 : Interrupt 19 boot loader 	84 : Keyboard test
 8A : Stuck key test 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine COM ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 9C : Fixed/Floppy controller test 9F : Floppy disk test A2 : Fixed disk test A5 : External ROM scan A8 : System key lock test AE : F1 error message test AF : System boot initialization B1 : Interrupt 19 boot loader 	87 : Determine keyboard type
 8D : Initialize hardware interrupt vector 90 : Math coprocessor test 93 : Determine COM ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 9C : Fixed/Floppy controller test 9F : Floppy disk test A2 : Fixed disk test A5 : External ROM scan A8 : System key lock test AE : F1 error message test AF : System boot initialization B1 : Interrupt 19 boot loader 	8A : Stuck key test
 90 : Math coprocessor test 93 : Determine COM ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 9C : Fixed/Floppy controller test 9F : Floppy disk test A2 : Fixed disk test A5 : External ROM scan A8 : System key lock test AE : F1 error message test AF : System boot initialization B1 : Interrupt 19 boot loader 	8D : Initialize hardware interrupt vector
 93 : Determine COM ports available 96 : Determine LPT ports available 99 : Initialize BIOS data area 9C : Fixed/Floppy controller test 9F : Floppy disk test A2 : Fixed disk test A5 : External ROM scan A8 : System key lock test AE : F1 error message test AF : System boot initialization B1 : Interrupt 19 boot loader 	90 : Math coprocessor test
 96 : Determine LPT ports available 99 : Initialize BIOS data area 9C : Fixed/Floppy controller test 9F : Floppy disk test A2 : Fixed disk test A5 : External ROM scan A8 : System key lock test AE : F1 error message test AF : System boot initialization B1 : Interrupt 19 boot loader 	93 : Determine COM ports available
 99 : Initialize BIOS data area 9C : Fixed/Floppy controller test 9F : Floppy disk test A2 : Fixed disk test A5 : External ROM scan A8 : System key lock test AE : F1 error message test AF : System boot initialization B1 : Interrupt 19 boot loader 	96 : Determine LPT ports available
9C : Fixed/Floppy controller test 9F : Floppy disk test A2 : Fixed disk test A5 : External ROM scan A8 : System key lock test AE : F1 error message test AF : System boot initialization B1 : Interrupt 19 boot loader	99 : Initialize BIOS data area
9F : Floppy disk test A2 : Fixed disk test A5 : External ROM scan A8 : System key lock test AE : F1 error message test AF : System boot initialization B1 : Interrupt 19 boot loader	9C : Fixed/Floppy controller test
A2 : Fixed disk test A5 : External ROM scan A8 : System key lock test AE : F1 error message test AF : System boot initialization B1 : Interrupt 19 boot loader	9F : Floppy disk test
A5 : External ROM scan A8 : System key lock test AE : F1 error message test AF : System boot initialization B1 : Interrupt 19 boot loader	A2 : Fixed disk test
A8 : System key lock test AE : F1 error message test AF : System boot initialization B1 : Interrupt 19 boot loader	A5 : External ROM scan
AE : F1 error message test AF : System boot initialization B1 : Interrupt 19 boot loader	A8 : System key lock test
B1 : Interrupt 19 boot loader	AE: FI error message test
br, mierrupt is boot loader	Ar : System boot Initialization
	br, mienupi is bool loader

Address line A9 **A8** A7 A6 A5 A4 A3 A2 A1 A0 Decimal 512 256 128 64 32 16 8 4 2 1 Hexadecimal 200 100 80 40 20 10 8 4 2 1

Table 2. Card address selection. Example: using address lines A8 and A9 selects address 300H (100H + 200H = 300H).

 Table 1. POST codes for version 2.2 of the

 BIOS supplied by American Megatrends Inc.

Fig. 2. Track layout (direct reading) and component mounting plan of the P.O.S.T. diagnostic insertion card. The upper part (display) may be cut off and fitted separately at an angle of 45°.

ing the displays. Both GALs used in this circuit are supplied ready-programmed through our Readers Services.

The four LEDs in the circuit indicate the presence of the following supply voltages (LEDs left to right on the board): +5 V, +12 V, -12 V, + 12V. It should be noted that these LEDs merely provide a yes/no indication about the presence of the relevant supply voltage — they do not provide information on the exact levels. If you seek assurance, use your multimeter to establish the exact voltage levels.

As already mentioned, the DIP switch allows you to set the port address required for your specific brand of computer. Consult **Table 3** for the setting you need.

Build a P.O.S.T.card

The card can be built successfully by anyone who works accurately, and uses the printed circuit board supplied through our Readers Services. The artwork of this printed circuit board is given in **Fig. 2**. The board may be cut into two to separate the control section from the display section. Depending on your specific application, you may also leave it intact, however.

As usual, start the construction by fitting the low-profile passive parts, resistors and capacitors. Proceed with

continued on p. 64

COMPONENTS LIST

 $\begin{array}{l} \textbf{Resistors:} \\ R_{1};R_{2} = 1k\Omega 5 \\ R_{3};R_{4} = 470\Omega \\ R_{5}\text{-}R_{9};R_{18};R_{19} = 10k\Omega \\ R_{10}\text{-}R_{17} = 220\Omega \end{array}$

Capacitors:

 $C_1 - C_4 = 100 nF$

Semiconductors:

 $D_1-D_4 = LED$, red, 3mm dia. $D_5; D_6 = BAT85$ $T_1; T_2 = BC547B$ IC1 = GAL20V8 (order code 946639-1, see page 78) $IC_2 = 74HCT4040$ $IC_3 = 74HCT273$ $IC_4 = GAL22V10$ (order code 946639-2, see page 78) $LD_1; LD_2 = HD11070$ (Siemens)

Miscellaneous:

 $\begin{array}{l} S_1 = 5 \text{-way DIP switch.} \\ \text{Printed circuit board plus 2 programmed GALs, set order code} \\ 950008\text{-}C \text{ (see page 78).} \end{array}$

PC DIAGNOSTIC HARDWARE

Market research for 8- and 16-bit PC diagnostic cards shows that there are relatively few products available. On being approached for photographs and descriptions of their products, only one manufacturer of P.O.S.T. diagnostic cards, Industrial Computer Source¹, responded positively. Three of their products are briefly described.

Diagnostic P.O.S.T. Board (model R.A.C.E.R. II)

This card enables the cause of faults on any PC motherboard, from 8088 to 80486, to be traced and

evaluated. The results of the diagnostic operation are shown on the PC screen, a set of LED displays, or on a printer.

Advanced 16-bit Diagnostic Card (model PHD16) This is an even more

powerful card than the R.A.C.E.R. The PHD16 runs a large number of tests in a wide range of hardware sub-sections, including DMA (direct memory access) and IRQ.

(interrupt request). Thanks to the intelligent electronics on this card, it uses only a small number of functions of the system under test. Consequently, the board is able to locate faults on motherboards which look absolutely 'dead'.

Micro-Toolkit

This kit, manufactured by 2000 Micro Diagnostics², and supplied via Industrial Computer Source,

contains a diagnostic program called 'Micro-Scope', a P.O.S.T. diagnostic card, and a P.O.S.T. probe. Armed with these powerful tools you should be able to trace and eliminate any malfunction on a PC motherboard. Extremely effective, the kit even allows low-level formatting of hard disks (including IDE types). It also has its own examination system, and enables all types of memory to be tested, including cache, video, RAM, etc.

The following P.O.S.T. diagnostic cards are also available, unfortunately no product descriptions were received from the relevant manufacturers: the **V-ATE Plus** from Vista Microsystems, Inc. the **POST Code Display** from JDE Microdevices.

¹ Industrial Computer Source, European Headquarters, Z.A. de Courtaboeuf, 16 Avenue du Quebec, B.P. 712, F-91961 Les Ulis Cedex, France. Tel. (+33) 1 69.07.28.22, Fax (+33) 1 64.46.40.42. UK readers please contact Industrial Computer Source (UK) Ltd., Birdham Road, Chichester, W. Sussex PO20 7EQ, England. Tel. (01243) 533900, fax (01243) 532949.

² Micro 2000, Inc. 1100 East Broadway, Suite 301, Glendale, CA 91205, U.S.A. Tel. (+1) 818/547-0125 or (+1) 800 864-8008, fax (+1) 818/547-0397.

UK readers please contact Micro 2000 Europe, P.O. Box 2000, Letchworth, Herts SG6 1UT, Tel. (0462) 483483, fax (0462) 481484.

EXPRESS COMPONENTS

MAINS IONIZER KIT. Very useful kit that increases the flow of negative ions, helps clear cigarette smoke, dust, pollen etc. Helps reduce stress and respiratory problems. £15. kit, £20 built.

62

COMBINATION LOCK. Electronic 9 key combination lock suitable for alarms, cars,houses etc, easily programmable. Includes mains 2Arelay o/p. 9v operation. £10 kit, £14 built.

VARIABLE POWER SUPPLY. Stabiized, short circuit protected. Gives 3-30v DC at 2.5A, ideal for workshop or laboratory. £14 kit,£18 built. 24VAC required.

LEAD ACID CHARGER. Two automatic charging rates(fast and slow), visual indication of battery state. Ideal for alarm systems, emergency lighting, battery projects etc. £12 kit,£16 built. PHONE LINE RECORDER.Device that connects to the 'phone line and activates a cassette recorder when the handset is lifted. Ideal for recording 'phone conversations etc!. £8 kit, £12 built.

ROBOT VOICE. Turns your voice into a robot voice! answer the phone with a different voice!. £9 kit, £13 built.

PHONE BUG DETECTOR. This device will warn you if somebody is eavesdropping on your 'phone line. £6 kit £9 built.

PHONE BUG. Small bug powered by the telephone line. Only transmits when the phone is used. Popular surveillance product £8 kit, £12 built. STROBE LIGHT. Bright strobe light with an adjustable frequency of 1-60hz. (a lot faster than conventional strobes!) £16 kit. £20 built.

4WFMTRANSMITTER. 3RF stages, audio preamp. 12-18vDC. Medium powered bug £20 kit, £28 built.

3 CHANNEL LIGHT CHASER. 3x 800w output, speed and direction controls, can be used with 12 led's (supplied) or TRIACS for mains lights (also supplied). 9-15v DC. £17kit, £23 built. 25W FM TRANSMITTER. 4 stage, a preamp will be required. (Our preamp below is suitable) £79 built. (no kits). SOUND EFFECTS GENERATOR.

Produces any thing from bird chips to sirens! add sounds to all sorts of things £9 kit £13 built.

FM/AM SCANNER. Well not quite, you have to turn the knob yourself but you will hear things on this radio (even TV) that you would not hear on an ordinary radio! A receiver that covers 50-160MHZ both AM and FM. Built in 5w amplifier, £15 kit, £20 built.

CAR ALARM SYSTEM. Works on vibration and/or voltage drop from door etc being opened. Entry and exit delays plus adjustable alarm duration. Low cost protection! £12 kit, £16 built.

15W FM TRANSMITTER. 4 stage, high powerbug. You will need a preamp for this (see our preamp below which is ok) £69 built. (no kits). 1W FM TRANSMITTER. 2 stage including preamp and mic. Good general

purpose bug. 8-30VDC. £12 kit,£16 built. 50 I/C's for £1.50 Nice mix of chips at a bargain price!

CERAMIC CAPACITOR PACK Good mixed pack of 100 capacitors for just £1.00

ELECTROLYTIC PACK 1 100 small mixed electrolytic capacitors just £1.00 ELECTROLYTIC PACK 2 50 larger electrolytic mixed

capacitors

RESISTOR PACK NO 1 250 low wattage resistors, ideal for most projects etc. Just £1.00

RESISTOR PACK NO 2 Hi wattage pack, good selection of mixed wattages and values 50 in all, bargain price just £1.00

PRESET PACK Nice selection of 25 mixed preset pots for just another £1!

RELAY PACK NO 1 6 mixed relays for £1, thats just 17p each.

CONNECTOR PACK 10 different connectors, again for £1

FUSE PACK NO 1 40 mixed 20mm fuses, ideal for repairs etc, or just to stock up the spares box! Just £1.00

99p

FUSE PACK NO 2 30 mixed 1.25" fuses again ideal for spares etc. Just £1.00

WIRE PACK 25 Metres of insulated wire for just £1.00, good for projects etc.

SLEEVING PACK 100 assorted pieces of sleeving for connectors etc. Yours for just £1.00

DIODE PACK 100 assorted diodes for just £1.00

LED PACK 20 light emitting diodes for £1.00

TRANSISTOR PACK 50 mixed transistors, another bargain at £1.00

BUZZER PACK 10 things that make a noise for just £1.00!

POT PACK 10 pots for £1, (5 different types) a snip at £1.00

DISPLAYS 10 seven segment displays for £1.00

ORDER 10 PACKS OR MORE AND CHOOSE ONE FREE PACK!! FREE COMPONENT CATA-

LOGUE WITH EVERY ORDER!!

BULK PACKS

PREAMP MIXER. 3 channel input, independent level and tone controls. Ideal for use with the hi power FM transmitters. £15 kit, £19 built.

TREMBLER ALARM. Designed for bikes etc, adjustable sensitivity, preset alarm time, auto reset. Could be adapted for all sorts of "borrowable" things £12 kit.£16 built.

ULTRASONIC RADAR. A project that can be used as a movement detector in an enclosed space. Range about 10 metres, 12vDC. Good basis for car,shed, caravan alarm etc.£14 kit, £19 built.

PHONE CALL RELAY. Very useful kit that incorporates a relay that operates when the phone rings. Can be used to operate more bells, signalling lights etc. Good for noisy enviroments or if you have your headphones on! £10 kit, £14 built.

PORTABLE ALARM SYSTEM. Small 9v alarm system based on a mercury switch. The alarm contitues to sound until disabled by the owner. Buzzer included. £11 kit £15 built.

800W MUSIC TO LIGHT EFFECT. Add rhythm to your music with this simplesound to light kit. £8 kit, £12 built.

MOSQUITO REPELLER. Modern way to keep the midges away! Runs for

about a month on one 1.5v battery. Frequency is set to drive away mosquitos etc. £7 kit,

£11 built. 3 CHANNEL SOUND TO LIGHT. Can be used any where as no connection is made to hi fi. Separate sensitivity controls for each channel, 1,200Wpowerhandling. Microphone' included, £14 kit, £19 built.

MINI METAL DETECTOR. Detects pipes, wires etc up to 20cm deep. Useful before you drill those holes! £8 kit, £12 built.

0-5 MINUTE TIMER. Simple time switch adjustable from 0-5 mins, will switch 2A mains load. 12v op. Ideal for laboratory, photographic projects etc. £7 kit, £11 built.

7 WATT HI FI AMPLIFIER. Useful, powerful amplifier 20hz-15hz, 12-18vdc. Good for intercoms, audio systems, car etc. £7 kit £11 built.

INCAR SOUND TO LIGHT. Put some atmosphere in your car with this kit. Each channel has 6 led's that create a beautiful lighting effect! £10 kit, £14 built

VOX SWITCH. This is a sound activated switch, ideal for use on transmitters, CB's, tape recorders etc. Adjustable sensitivity, built in delay. Mic input. £7 kit, £11 built.

KITS 'N MODULES

LIQUID LEVEL DETECTOR.

Useful item, can be used to detect fluid levels in watertanks, baths, ponds fishtanks etc. Could also be used as rain alarm with an easily constructed sensor. £5 kit, £9 built.

FM TRANSMITTER. Mini FM transmitter 2 transistor, comes with FET minature mic and is tuneable from 63 to 130MHZ. £7 kit, £11 built.

FUNCTION GENERATOR. Generates sinusoidal, saw tooth and square waveforms from 20hz up to 20khz. Separate level controls for each waveform. 24vac. £15 kit. £20 built.

5 WATT SIREN. Powerful siren kit with an impressive 5 watts output. Ideal for alarms etc. £6 kit £10 built.

TELEPHONE AMPLIFIER. Very sensitive amplifier which using a 'phone pickup coil (supplied) will let you follow a telephone conversation without holding the handset to your ear! £11 kit £15 built.

> SWITCH PACK 10 switches for just £1.00

12v FLOURESCENT. A useful kit that will enable you to light large flourescent tubes from your car battery etc. 9v mains transformer required. £8 kit, £12 built.

> KNOB PACK 10 knobs for just £1.00

REMEMBER! YOUR FREE COPY OF OUR CUT PRICE COMPO-NENTS CATALOGUE SENT WITH EVERY ORDER!!!

How to place your order..... By phone......0273 771156 By FAX......0273 206875 By Post...PO box 517 Hove Sussex BN3 5QZ Payment by ACCESS, VISA, CHEQUE OR POSTAL ORDER.

Cheques and postal orders should be payable to Express Components. ALL PRICES ARE SUBJECT TO 99p POST AND VAT. Some of our products may be unlicensable for use in the UK (particularly the FM transmitters.)

The Winter 94/95 edition has 280 pages packed with over 4000 products and now with news and features including two full construction projects

 New additions to Cirkits' unique range of kits, including: Infra-red Remote Control System Combustible Gas Detector Mains Carrier Audio Link Mains Carrier Remote Control Electrical Appliance Watt Meter Breath Tester TV Audio/Video Tuner

- Many more additions throughout the catalogue including mobile phone batteries and chargers, low cost thermometers, timers, ICs, LEDs, test equipment, books, opto couplers and much more
- 280 pages, 26 sections, over 4000 products from some of the worlds finest manufactures and suppliers
- Available from 20th October at most large newsagents or direct from Cirkit
- Send for your copy today!

The BASIC Stamp by PARALLAX is a true microcomputer that runs BASIC programmes written on your PC. Its size, ease of use and extensive I/O features make it an ideal tool for both educational and industrial applications, as well as the serious hobbyist.

Writing programmes for the Stamp is easy. A 3-pin cable connects the Stamp to your PC's parallel port. One piece of software is all that is used to enter, debug and download your programme. BASIC functions include serial communications, pulse measurement, button de-bounce, tone generation and PWM; all achieved with a minimum of extra components - if any at all.

- The BASIC Stamp Development Kit at £99 includes: 1 BASIC Stamp, a very readable instruction manual, PC connection cable, software and extensive application notes to get you up and running in minutes!
- Further Stamps cost only £33 each. (All prices excl VAT and £3 postage per order.)
- For an information pack on the BASIC Stamp and other creative products please call our 24-hour answerphone on 0977 683665.

MILFORD INSTRUMENTS 24 hr Answerphone - 0977 683665 Milford House, 120 High Street, South Milford, LEEDS LS25 5AQ

THE BASIC STAMP ALBUM

a collection of the most innovative Stamp applications

3 BASIC instructions are all it takes to read the pot and output a proportional tone. Our application sheets cover this and many other uses for the Stamp.

Send YOUR application for inclusion in the BASIC Stamp Album, every application published will be acknowledged, PLUS the best application each month will receive 2 FREE BASIC Stamps.

Lit

Ce Ha GD LD Ca Ha Sy

PC DIAGNOSTIC SOFTWARE

It will be clear that the programs mentioned here are only useful if the essential hardware of the PC is functional. This goes for commercially available programs such as Checkit, Checkit Analyst and QuickTech Pro, as well as those in the shareware domain. So, hardware debugging goes logically before running any of the programs mentioned in this inset.

Checklt-Pro diagnostic software is typical of its class. The program ensures direct access to the most essential (i.e., critical) functions of the system, using rigorous tests on the CPU, all types of memory, internal as well as external cache devices, video, RAM, etc. It also scrutinizes each and every peripheral device (plug-in cards) connected to the motherboard, including parallel and serial ports, the keyboard, video cards, hard disk, and others.

Checklt Analyst was also examined as part of the research carried out for this article. The program can be run on DOS, Windows or OS/2 platforms.

Great performance if you are after elusive faults in, say, the realms of IRQ, memory or input output addresses.

Troubleshooter also runs extremely intricate tests on all system components, from CPU to peripherals and, of course, the memory (which for some reason seems to be the most troublesome area). It even does a quick test on a CD-ROM player (hard to imagine, though, with, say, a PC/XT clone) and a sound card, if installed.

Surprisingly, there is a program which most of you will have but appears to be little known. MSD, MicroSoft Diagnostic, is included in your Windows 3.1 (and later) package, and can be found in the Windows subdirectory. It should be noted, however, that the first aim of MSD is to establish exact system configurations, rather than assisting in locating hardware faults.

System Info Plus Ver 3.21 — System Info Plus Ver 3.21 Copyright (C) 1993 cALMER Utilities (tm) ine: 20 Column: 1 (Print Screen> for printout, (Esc) exits this program	B - Bet Choose D - CD H - Hardware	egistered shareware version Benchmark	
System reports a : PC/AT Computer TG DOS Ver FG Ver	P - V H Hardware H - Norther Speed construction H - Bornenhark H Hardware U 10 B Benchark H Hardware U - Cholsenhark H Hardware H - Forogram U B Benchwar H - Forogram U B Benchwar H - Info B Benchwar Q - Info B Benchwar U - Compare B Benchwar H - C Chose Chose Q - Info B Benchwar S S G - Forogram S - C Chose Info X - Notes C Compare I - Info U Compare I - Info U Compare I - Notes H Hem-Tim PC-CONFIG U 2 Info Inichael E Notes Notes	mpared with IBM-FC.: 8669x unregistered shareware Hardware IRQ Status Name	Address Owner Address Owner EA2C:0620 EA2C:0600 E730:0657 (PRE2) B730:0657 (PRE2) B730:0657 (PRE2) B730:0657 (PRE2) 0070:0674 (PRE2) 0670:0674 (PRE2) 12 G120:01C4 B730:0677 (PRE2) 15730:0677 (PRE2) 15730:0677 (PRE2) 15730:0677 (PRE2) 15730:0674 (PRE2)

Among the best known diagnostic programs in the shareware domain are S.I. Plus v3.21 (SIPLU321.ZIP) and Configuration v7.27e (CONF727E.ZIP), which can found on numerous bulletin boards. The reports created by these programs are very useful if you need to locate and eliminate possible problem sources.

Finally, the familiar Norton Utilities and PCTools packages are not discussed in detail here because their system diagnosis utilities form only a small part of a much wider range of sub-programs and menus. After all, most of the functions offered by these programs come under the header of disk organization and efficient file management.

inserting the ICs into their sockets, taking care to observe the proper orientation. Also be sure to fit the right GAL into the right socket — these devices do not have the same function! The board is not fitted with the usual support bracket at the rear side because it is not intended to remain permanently inside the PC.

Testing the test card

The completed card is first inserted into one of the free slots of a functional PC. Next, run the Pascal program listed in Fig. 4. It is recommended to use the card at base address 300H, which, according to the IBM PC specification, is reserved for experimenting. This address is selected by closing **only** S_{1a} on the DIP switch block. The card is functional if the compiled program produces an incrementing number on the LED display and the PC screen every time you press CR. Note, however, that the LED display readout is hexadecimal, while the numbers on the PC screen are in decimal.

If the P.O.S.T. card does not pass this test, you have probably made a construction error. Start by verifying the presence of a clock signal at pin 11 of latch IC₃. If this signal is present, check the latch outputs, which should supply copies of the latch input signals. If this test also checks out, the only likely cause of the malfunction that remains is either GAL IC4 or one of the 7-segment LED displays.

In case of trouble...

The P.O.S.T. code display card described here does not pretend to be a replacement of much more powerful PC diagnostic cards available commercially. Rather, its function is that of an auxiliary tool. None the less, the present card is extremely valuable if you wish to bring back life to, say, an old 286 motherboard which does not even produce error beeps on being powered. As already mentioned, the aim is to get past the initial test routines (P.O.S.T. mortem!), and make sure that the relevant motherboard can load at least the DOS again. From there on, you are in a position to run hardware/software diagnostic tools such as Norton, CheckIt and PCTools.

The P.O.S.T. code displayed by the card supplies a possible cause of the problems experienced with either a component on the motherboard, a memory module, or one of the insertion cards. If the fault appears to be in an extension card, it is relatively simple to resolve by a visit to your local computer shop and replace the culprit. On the other hand, if the problem is at level of, say, the DMA or interrupt con-

Address	PC type/brand	DIP switch S1	
60H	XT (default value)	none closed	
80H	AT/386/486/Pentium	S _{1e} closed	
84H	Compaq	S _{1d} closed	
90H	PS/2-30 with ISA bus	S _{1c} closed	
280H	Clones (including some		
	Compaq PCs)	S _{1b} closed	
300H	EISA bus systems	S _{1a} closed	

Table 3. Overview of P.O.S.T. card addresses used in different computer types and brands.

Fig. 3. Completed prototype of the P.O.S.T. diagnostic card. Note that this version differs slightly from the final design.

troller, or any other complex ASIC or GAL on the motherboard, replacement or repair is probably not worth the effort, and the motherboard is best chucked into the bin after removing the RAM and CPU parts. Incidentally, replacement motherboards with empty CPU sockets may be obtained at very low prices these days. Regrettably, though, it seems almost impossible to obtain spares of the ICs that form the so-called chip set (Neat, etc.) on the motherboard, while desoldering and re-fitting these 'jumbos' is really out of the question without very special tools. (950008)

Reference:

1. Hexadecimal display decoder, *Elektor Electronics* December 1993.

```
program testpostcard;
uses dos, crt;
    const post = $300;
var
    i : word;
    dummy : char;
begin
    for i:=0 to $ff do
    begin
      port[post]:=i;
      writeln (i);
      repeat until keypressed;
      dummy:=readkey;
    end;
end.
```

Fig. 4. Listing of the test program for the P.O.S.T. diagnostic card (Pascal). Change the value of constant 'Post' as required for your specific brand and type of PC.

65

Appendix: PC BIOS P.O.S.T codes

all trademarks acknowledged. E. & O.E.

POST Codes - AMI BIOS POST

02:286 register test over

03 : ROM checksum ok

04:8259 initialization ok

07 : CH-Q of 8253 test ok

OB : Parity status cleared

18 : Color mode set ok

20 : Video test ok

21 : Video display ok

error 11 : Adress line test OK

66

- 01 : NMI disabled & 286 reg. test about to start 05 : CMOS pending interrupt disabled 06 : Video disabled & system timer counting ok 08 : CH-2 of delta count test ok 5B : Timer interrupt ok 09 : CH-1 of delta count test ok 0A : CH-0 of delta count test ok OC : Refresh & system timer ok 0D : Refresh link toggling ok OE : Refresh period ON/OFF 50% ok 10 : Confirmed refresh ON & about to start 64K memory 72 : Keyboard test ok 12:64K base memory test ok 75 : Floppy setup ok 13 : Interrupt vector initialized 77 : Hard disk setup ok 14:8042 keyboard controller test ok 15 : CMOS read/write test ok 16 : CMOS checksum/batery check ok 17 : Monochrome mode set ok 19 : About to look for optional video ROM 1A: Optional video ROM control ok 1B : Display memory R/W test ok 1C : Display memory R/W test for alternative display ok 1D : Video retrace check ok 1E : Global equipment byte set for video ok 1F : Mode set call for mono/color ok 84: 80287 check/test ok 22 : Power on message display ok 87 : System ROM E000.0 check over
- NOTE : The «ok» appearing after many of these POST codes means that particular code line has executed successfully. It does not necessarily mean that the component to which the code refers has passed or failed.
- 30 : Virtual mode memory test about to begin
- 31 : Virtual mode memory test started 32 : Processor in virtuel mode
- 33 : Memory address line test in progress
- 34 : Memory address line test in progress
- 35 : Memory below 1MB calculated
- 36 : Memory size computation ok
- 37 : Memory test in progress
- 38 : Memory initialization over below 1MB
- 39 : Memory initialization over above 1MB
- 3A : Display memory size
- 3B : About to start below 1MB
- 3C : Memory test below 1MB ok
- 3D : Memory test above 1MB ok
- 3E : About to go to real mode (shutdown)
- 3F : Shutdown successful and entered into real mode
- 40 : About to disable gate A-20 address line
- 41 : Gate A-20 line disable successfully
- 42 : About to start DMA controler test
- 4E : Address line test ok
- 4F : Processor in real mode after shutdown
- 50 : DMA page register test ok
- 51 : DMA unit-1 base register test about to start

52 : DMA unit-1 channel ok, about to begin CH-2 53 : DMA CH-2 base register test ok 54 : About to test f/f latch for unit-1 55 : f/f latch test both units ok 56 : DMA units 1 & 2 programmed ok 57: 8259 initialization over 58 : 8259 mask register check ok 59 : Master 8259 mask register ok, about to start slave 5A : About to check timer and keyboard interrupt level 5C : About to test keyboard interrupt 5D : ERROR! timer/keyboard interrupt not in proper level 5E : 8259 interrupt controller error 5F: 8259 interrupt controller test ok 70 : Start of keyboard test 71 : Keyboard BAT test ok 73 : Keyboard global data initialization ok 74 : Floppy setup about to start 76 : Hard disk setup about to start 79 : About to initialize timer data area 7A : Verify CMOS battery power 7B : CMOS battery verification done 7D : About to analyze diagnostics test result for memory 7E : CMOS memory size update ok 7F : About to check optional ROM C000.0 80 : Keyboard sensed to enable SETUP 81 : Optional ROM control ok 82 : Printer global data initialization ok

- 83 : RS232 global data initialization ok
- 85 : About to display soft error message
- 86 : About to give control to system ROM E000.0

POST Codes - AWARD BIOS 3.3

00 : Control given to interrupt 19, boot loader

01 : Ke	eyboard controller (8042)
02: «	æ
03:«	æ
04:«	α
05:«	w.
06:0	n-board LSI 07 CPU
08 : CI	MOS 8254, 8237, 8257 & EPRO
09:*	a
0A: «	ĸ
0B:«	*

M

- 0C:« «
- 0D:« «
- 0E:« «
- **OF: Extended CMOS**
- 10: Refresh
- 11: « «
- 12: « «
- 13: « «
- 14: « «
- 15 : First 64K RAM 16 : Interrup vector tables
- 17: Video initialization
- 18 : Video memory
- 19 : interrupt line mask

1A:« «
1B : Battery good
1C : CMOS checksum
1D : CMOS chip
1E : Memory size
1F : Memory verifier
20 : CPU support chips
21: « «
22:« «
23: * *
24 : Protected memory size
25 : Protected memory test
26 : Protected mode
27 : Shadow RAM, cache controller
28: « «
29 : Reserved
2A : Initialize keyboard
2B : Floppy drive initialization
2C : Serial port initialization
2D : Parallel port initialization
2E : Hard disk initialization
2F : Math coprocessor
30 : Reserved
31 : Optional ROMs
EE · Doot

POST Codes - CHIPS and TECHNOLOGIES

00 : Error in POS registers
01 : Flag register failed
02 : CPU register failed
03 : System ROM failed checksum
04 : DMA controler failed
05 : System timer failed
06 : Base 64K failed address test
07 : Base 64K failed ram test
08 : Interrupt controller failed
09 : Hot interrupt occurred
0A : Timer failed to generate interrupt
OB : CPU still in protected mode
OC : DMA page registers failed
0D : refresh not occurring
OE : Keyboard controller not responding
OF : Could not enter protected mode
10 : GDT or IDT failed
11 : LOT register failed
12 : Task register failed
13 : LSL instruction failed
14 : LAR instruction failed
15 : VERR/VERW failed
16 : Keyboard controller A20 failed
17 : Exception failed / unexpected
18 : Shutdown during memory test
19 : Last used error code
1A : Copyright checksum error
1B : Shutdown during memory sizing
1C : CHIPSet initialization
50 : Initialize hardware
51 : Initialize timer
52 : DMA init
53 : 8259 init

P.O.S.T. DIAGNOSTIC CARD

67

5C : End of test for adaptor, clear memory 5D : Error detected on an adaptor 5E : Test the next adaptor 5F : All adapters successfully tested Memory Test Codes 60 : Start memory test 61 : Enter protected mode 62 : Start memory sizing 63 : Get CMOS size 64 : Start test of real memory 65 : Start test of extended memory 66 : Save size of real and extended memory 67 : Uptade 128K option installed CMOS bit 68 : Prepare to return to real mode 69 : Back in real mode - test successful 6A : Back in real mode - error during test 68 : Display error messages 6C : End of memory test 6D : Initialize KB OK string 6E : Determine size to test 6F : Start of MEMTEST 70 : Display 000CX KB OK 71 : Test each RAM segment 72 : High order address test 73 : Exit MEMTEST 74 : Parity error on bus after memory test, system halted 80286 Protected Mode Codes 75 : Start of protected mode test 76 : Prepare to enter protected mode 77 : Test software exceptions 78 : Prepare to return to real mode 79 : Back in real mode - no error 7A : Back in real mode - error detected 7B : Exit protected test 7C : High order address test failure 7D : Entered cache controller test 7E : Programming memory cacheability 7F : Copy system ROM to high RAM 8042 And Keyboard Codes 80 : Start of 8042 test 81 : Do 8042 self-test 82 : Check result received 83 : Error result 84 : OK 8642, Init mode = 5D 86 : Start keyboard test, reset keyboard 87 : Got acknowledge, read result 88 : Got result, check it 89 : Test for stuck key 8A : Key seems to be stuck 8B : Test keyboard interface 8C : Got result, check it 8D : End of test, no errors System Board Test Codes 90 : Start of CMOS test 91 : CMOS seems to be ok 92 : Error on CMOS read/write test 93 : Start of DMA Controller test 94 : Page registers seem to be ok 95 : DMA controller is ok 96: 8237 Initialization is complete NCA RAM Test Codes 9A : Start of NCA RAM test Diskette Test Codes A0 : Start of diskette tests

A1 : FDC reset active (3F2h bit 2)

A2 : FDC reset inactive (3F2h bit 2)

57 : Size memory chips 58 : Configure memory chip interleave 59 : Exiting protected mode for first time 5A : Determine system board memory size 5B : Relocate shadow RAM 5C : Configure EMS 5D : Set up wait state configuration 5E : Re-test base 64K RAM after RAM sizing 5F: Test shadow RAM 60 : CMOS test 61 : Video test 63 : Protected mode interrupt test 64 : Test line A20 65 : Test Memory addredd lines 66 : Memory test 67 : Extended memory test 68 : Timer interrupt test 69 : Real-time clock (RTC) test 6A : Keyboard test 68 : Coprocessor test 6C : Seriel port test 6D : Parallel port test 6E : Dual card test 6F : Floppy drive controller test 70 : Fixed disk test 71 : Keylock test 72 : Pointing device test 90 : RAM setup 91 : Calculate CPU speed 92 : Check configuration 93 : BIOS initialization 94 : POD bootstrap 95 · Reset ICs 96 : POS select 97 : VGA power on diagnostic and setup 98 : Adapter POS A0 : Exception 0 during POD A1 : Exception 1 during POD A2 : Exception 2 during POD C0 : System board memory failure C1: I/O channel check activated C2 : Watchdog time out C3 : Bus time out POST Codes - COMPAQ (i/o at 280h, NOT at 80h!) 00 : Initialize flags, MSW, IDTLIN 01 : Read manufacturing jumper 02:8042 received read command 03 : No reponse from 8042 04 : Look for manufacturing ROM at E0000 05 : Look for manufacturing ROM at C8000 06 : No manufacturing ROMs 07 : Read CMOS reset code

54 : Initialize CHIPSet

55 : Set up BMS configuration

56 : Entering protected mode for first time

- 08 : intialize 8259, 80287
- 09 : Jump indirect indexed by reset code
- OA : Vector via 40:67 reset function 0B : Vector via 40:67 with E01 function
- OC : Boot reset function
- 0D : Test #2 8254 counter 0
- OE : Test #2 8254 counter 2
- OF : Warm boot

Overall Power Up Sequence Codes 10 : PPI disabled, program times 0 & 1 11 : Initialize (blast) VDU controllers 12 : Clear screen, turn on video 13 : Test timer 0 14 : Disable RTC interrupts 15 : Check battery power 16 : Battery has lost power 17 : Clear CMOS DIAGS 18 : Test base memory first 128K) 19 : Clear and initialize base memory 1A : Initialize and test VDU adapters 1B : Test the system ROM 1C : Test CMOS 1D : Test DMA controller and page registers 1E : Text keyboard controller 1F: Test 286 protected mode 20 : Test real and extended memory 21 : initialize time-of-day 22 : Initialize 287 coprocessor 23 : Test the keyboard and interface 24 : Reset A20 and set default CPU speed 25 : test diskette subsystem 26 : Test fixed disk subsystem 27 : Initialize parallel printer 28 : Perform search for optional ROMs 29 : Test for valid system configuration 2A : Clear screen 2B : Check for invalid time and date 2C : Optional ROM search 2D : Test timer 2 2F : Write to DIAG byte Base RAM Initialization Codes 30 : Clear first 128K bytes of RAM 31 : Load interrupt vectors 70-77 32 : Load interrupt vector 00-1F 33 : Initialize MEMSIZE and RESETWD 34 : Verify CMOS checksum 35 : CMOS checksum is not valid 36 : Check battery power 37 : Check for game adapters 38 : Check for serial ports 39 : Check for parallel printer ports 3A : Initialize prt and comm timeouts 3B : Flush keyboard buffer Base RAM Test Codes 40 : Save RESETWD value 41 : Check RAM refresh 42 : Start write cycle of 128K RAM test 43 : Reset parity checks 44 : Start verify cycle 128K RAM test 45 : Check for parity errors 46 : No RAM errors 47 : RAM error detected

- VDU Initialization and Test Codes
- 50 : Check for dual frequency in CMOS
- 51 : Check CMOS VDU configuration
- 52 : Start VDU ROM search
- 53 : Vector to VDU option ROMs
- 54 : Initialize primary display adaptor
- 55 : Initialize secondary display adaptor
- 56 : No display adaptaters installed
- 57 : Initialize primary VDU mode
- 58 : Start of VDU test (for each adaptor)
- 59 : Check existence of adaptor
- 5A : Blank display, check VDU registers
- 5B : Start screen memory test

Whether your requirement for surveillance equipment is amateur, professional or you are just fascinated by this unique area of electronics SUMA DESIGNS has a kit to fit the bill. We have been designing electronic surveillance equipment for over 12 years and you can be sure that all our kits are very well tried, tested and proven and come complete with full instructions, circuit diagrams, assembly details and all high quality components including fibreglass PCB. Unless otherwise stated all transmitters are tuneable and can be received on an ordinary VHF FM radio.

Genuine SUMA kits available only direct from Suma Designs. Beware inferior imitations!

UTX Ultra-miniature Room Transmitter Smallest room transmitter kit in the word! Incredible 10mm x 20mm including mic. 3-12V operation. 500m range. £16.45

MTX Micro-miniature Room Transmitter

Best-selling micro-miniature Room Transmitter

Just 17mm x 17mm including mic. 3-12V operation. 1000m range..... £13.45

STX High-performance Room Transmitter

Hi performance transmitter with a buffered output stage for greater stability and range. Measures 22mm x 22mm including mic. 6-12V operation, 1500m range... £15.45

VT500 High-power Room Transmitter

Powerful 250mW output providing excellent range and performance. Size 20mm x 40mm. 9-12V operation. 3000m range.. £16.45

VXT Voice Activated Transmitter

Triggers only when sounds are detected. Very low standby current. Variable sensitivity and delay with LED indicator. Size 20mm x 67mm. 9V operation. 1000m range...£19.45

HVX400 Mains Powered Room Transmitter

Connects directly to 240V AC supply for long-term monitoring. Size 30mm x 35mm. 500m range £19.45

SCRX Subcarrier Scrambled Room Transmitter

Scrambled output from this transmitter cannot be monitored without the SCDM decoder connected to the receiver. Size 20mm x 67mm. 9V operation. 1000m range.... £22.95

SCLX Subcarrier Telephone Transmitter

Connects to telephone line anywhere, requires no batteries. Output scrambled so requires SCDM connected to receiver. Size 32mm x 37mm. 1000m range£23.95

SCDM Subcarrier Decoder Unit for SCRX

Connects to receiver earphone socket and provides decoded audio output to headphones. Size 32mm x 70mm. 9-12V operation . £22.95

ATR2 Micro Size Telephone Recording Interface

Connects between telephone line (anywhere) and cassette recorder. Switches tape automatically as phone is used. All conversations recorded. Size 16mm x 32mm. Powered from line £13.45

DLTX/DLRX Radio Centrol Switch

Remote control anything around your home or garden, outside lights, alarms, paging system etc. System consists of a small VHF transmitter with digital encoder and receiver unit with decoder and relay output, momentary or alternate, 8-way dil switches on both boards set your own unique security code. TX size 45mm x 45mm. RX size 35mm x 90mm. Both 9V operation. Range up to 200m.

Complete System (2 kits)	£50.95
Individual Transmitter DLTX	£19.95
Individual Receiver DLRX	£37.95

MBX-1 HI-FI Micro Broadcaster

Not technically a surveillance device but a great idea! Connects to the headphone output of your Hi-Fi, tape or CD and transmits Hi-Fi quality to a nearby radio. Listen to your favourite music anywhere around the house, garden, in the bath or in the garage and you don't have to put up with the DJ's choice and boring waffle. Size 27mm x 60mm. 9V operation. 250m range £20.95

UTLX Ultra-miniature Telephone Transmitter

Smallest telephone transmitter kit available. Incredible size of 10mm x 20mm! Connects to line (anywhere) and switches on and off with phone use. All conversation transmitted. Powered from line. 500m range... £15.95

TLX700 Micro-miniature Telephone Transmitter

Best-selling telephone transmitter. Being 20mm x 20mm it is easier to assemble than UTLX. Connects to line (anywhere) and switches on and off with phone use. All conversations transmitted. Powered from line. 1000m range ... £13.45

STLX High-performance Telephone Transmitter

High performance transmitter with buffered output stage providing excellent stability and performance. Connects to line (anywhere) and switches on and off with phone use. All conversations transmitted. Powered from line. Size 22mm x 22mm. 1500m range £16 45

TKX900 Signalling/Tracking Transmitter

Transmits a continous stream of audio pulses with variable tone and rate. Ideal for signalling or tracking purposes. High power output giving range up to 3000m. Size 25mm x 63mm. 9V operation ... £22.95

CD400 Pocket Bug Detector/Locator

LED and piezo bleeper pulse slowly, rate of pulse and pitch of tome increase as you approach signal. Gain control allows pinpointing of source. Size 45mm x 54mm. 9V operation £30 95

CD600 Professional Bug Detector/Locator

Multicolour readout of signal strength with variable rate bleeper and variable sensitivity used to detect and locate hidden transmitters. Switch to AUDIO CONFORM mode to distinguish between localised bug transmission and normal legitimate signals such as pagers, cellular, taxis etc. Size 70mm x 100mm. 9V operation £50.95

QTX180 Crystal Controlled Room Transmitter

Narrow band FM transmitter for the ultimate in privacy. Operates on 180 MHz and requires the use of a scanner receiver or our QRX180 kit (see catlogue). Size 20mm x 67mm, 9V operation, 1000m range. £40.95

QLX180 Crystal Cointrolled Telephone Transmitter

As per QTX180 but connects to telephone line to monitor both sides of conversations. 20mm x 67mm. 9V operation. 1000m range ... £40.95

QSX180 Line Powered Crystal Controlled Phone Transmitter

As per QLX180 but draws power requirements from line. No batteries required. Size 32mm x 37mm. Range 500m. £35.95

QRX180 Crystal Controlled FM Receiver

For monitoring any of the 'Q' range transmitters. High sensitivity unit. All RF section supplied as a pre-built and aligned module ready to connect on board so no difficulty setting up. Outpt to headphones. 60mm x 75mm. 9V operation £60.95

A build-up service is available on all our kits if required.

UK customers please send cheques, POs or registered cash. Please add £1.50 per order for P&P. Goods despatched ASAP allowing for cheque clearance. Overseas customers send sterling bank draft and add £5.00 per order for shipment. Credit card orders welcomed on 0827 714476.

OUR LATEST CATALOGUE CONTAINING MANY MORE NEW SURVEILLANCE KITS NOW AVAILABLE. SEND TWO FIRST CLASS STAMPS OR OVERSEAS SEND TWO IRCS.

DEPT. EE THE WORKSHOPS, 95 MAIN ROAD, BAXTERLEY. NEAR ATHERSTONE, WARWICKSHIRE CV9 2LE VISITORS STRICTLY BY APPOINTMENT ONLY

Tel: 0827 714476 Fax: 0827 714476

SUMA

DESIGNS

- E2 : Ready to replace EGA ROM
- E3 : Completed EGA ROM replacement

POST Codes - IBM AT

- 01 : 80286 processor test (real mode)-flags, regs & cond imps
- 02 : ROM checksum test test 32K ROM POST, BASIC & BIOS
- 03 : CMOS shutdown byte test rolling bit ptrn Q shutdown addr
- 04 : 8254 timer 1 all bits ON set timer count, check all bits ON
- 05 : 8254 timer 1 all bits OFF set timer count, check all bits OFF
- 06 : 8237 DMA 0 int. chan. reg. test disable DMA cont=0, r/w cur. addr. all ch.
- 07 : 8237 DMA 1 int. chan. reg. test disable DMA cont=1, r/w cur. addr. all ch.
- 08 : DMA page register test read/write all page registers
- 09 : Storage refresh test verify refresh is occurring * 8042 interface test 10 issue self test - check 55H is received
- OA : Soft reset
- 0B : Reset 8042
- OC : Test ok
- 0D : Write byte 0 of 8042 memory
- * base 64K r/w memory test r/w date patters AA, 55, FF, 01 and 00 to first
- 64K of memory and verify storage addressability

OE fill memory with data

- OF : Get I/P buffer switch setting 10 : Roll error code to MFG PORT 11 : Initialize display row count * Verify 286 LGDT/SGDT LIDT/SIDT instruction 12 : Test protected mode registers 13 : Initialize 8259 int. # controller chip 14 : Setup int. vector to temp. interrupt 15 : Establish BIOS int. call subr. vectors * Verify CMOS checksum/Battery ok (config ok for init?) 16 : Set data segment 17 : Set defective baterry flag 18 : Ensure CMOS dividers set 19 : Set return address byte in CMOS 1A : Set temporary stack * Protected made test and determined memory size -Runs in protected mode to address all storage, check (MSW) for protected mode. Base memory size saved. Memory size determined with planer & i/o parity disabled. Soft reset check for parity error. 1B : Segment address 01-0000 (second 64K) 1C : Set or reset 512 to 640 installed f1 * Protected mode test and memory size 1E : Set exp. memory size determined in CMOS 1F : Test address line 19-23 20 : Cause a shutdown 21 : Return 1 from shutdown * Initialize and start CRT Cont. (6845) Test video r/w reset video enable signal select alpha mode (40*24 b&w) w/r patterns, check addressability. Error : 1 long, 2 short beeps (port 80 not used) 22 : Enable video signal and set mode, display horizontal bar on screen,CRT lines interface test, sence ON/OFF transition of video enable and horizontal sync lines 23 : check for advanced video card 24 : go to next test * 8259 Interrupt controller test - r/w interrupt mask register with Is and Os Enable interrupt, check for hot interrupt (not expected) Test interrupt mask regiters 25 : Check for hot interrupts 26 : Display 101 error 27 : Check the converting logic 106 error 28 : check hot NMI interrupts (error 107) 29 : Test data bus to timer 2 (error 108) * 8254 timer checkout - verify that system (0) count correctly 2A : Do test (error 102) 2B : Too fast 2C : Too slow (error 103) 2D : Check 8042 for last command ecepted (error 105) 2F : Go to next test if warm start 30 : Set shutdown return 2 31 : Enable protected mode 33 : Next block of 64K 34 : Restore checkpoint 35 : Keyboard test 36 : Check your «AA» scan code 38 : Error - check 8042 working 3A : Initialize 8042 3B : Check for ROM in 2K blocks 3C : Check for IPL diskette drive 3D : Initialize floppy for drive type 3E : Initialize hard file 3F : Initialize printer
 - 40 : Enable H/W interrupt if 80287
 - 41 : System code @ segment code E000.0
 - 42 : Exit to system code
 - 43 : Go to boot loader diskette attachment test
 - 81 : Build descriptor table
 - 82 : Switch to virtual mode
 - F0 : Set data segment

F1 : Interrupt test (programming interrupt 32)

- F2 : Exceptional interrupt
- F3 : Verify 286 LDT/SDT, LTR/STR
- F4 : Verify 286 bound instruction
- F5 : Verify push and pop all intruction
- F6 : Verify access rights function
- F7 : Verify ARPL functions
- F8 : Verify LAR function
- F9 : Verify LSL instruction
- FA : Low meg chip select test

8051 TOO

MCC 8051 'C' Compilier

£95 MCC 8051 'C' Compiler is an integer 'C' like compiler for the MCS51 family. Easily customised for any MCS51 family variant. Comprehensive printed documentation. High level language debugger available (£75)

DDC 'C' Compilers

DDC 'C' compilers are integer 'C' compiliers with more functionality than the MCC compiler but more difficult to use. The compilers are available for 68HC08/11/16, 8085/86/96, 8051 family. Documentation supplied on disk.

87C751 Software Development Kit

SDK751 Software development package for the Philips 87C751 micro controller. Package includes EDITOR, MACRO ASSEMBLER and source level SIMULATOR/DEBUGGER.

87C750/751 Programmer

The MICRO/EP750 plugs into the IBM/PC parallel port and can be used to program 87C750 and 87C751 devices.

I²C Hand Held Bus Monitor

£675

£45

£125

£82 50

£82.50

MIIC101 is a troubleshooting tool for the I2C serial bus developed by Philips and the ACCESS bus developed by Digital Equipment Corp. in partnership with Philips.

8051 BOOK

A very good text on the 8051 architecture, programming and application. The book is supplied with free (un-supported) IBM/PC based assembler and simulator.

Other tools available prices exclude VAT and delivery **Micro AMPS Limited** 66 SMITHBROOK KILNS. CRANLEIGH, VISA

SURREY GU6 8JJ, UK Tel: +44(0)1483 268999 Fax: +44(0)1483 268397

IN-LINE A/V TESTER FOR LNCs

MOST low-noise converters (LNCs or LNBs) for satellite TV reception require either a fixed supply voltage of +15 V or one which is switched between +13 and +15 V. This voltage is supplied by the tuner, via the coax cable. The LNC current consumption is typically between 100 mA and 400 mA. The low-cost V/A tester described here allows you to detect short-circuits in the coax cable, and faults in the tuner. The little instrument has a current range of 0-1 A and a voltage range of 10-20 V.

The tester is inserted into the downlead coax cable between the LNC and the tuner with the aid of F-type sockets K_1 and K_2 . K_1 is the LNC side, while the tuner is connected to K_2 via a short piece of coax cable. F-type plugs and sockets are generally available from satellite TV installers and retailers.

Capacitor C1 provides d.c. insulation, but passes the RF signal on the downlead coax (950-2050 MHz). RF chokes L₁ and L₂ block the RF signal for the rest of the circuit, while C_2 and C₃ decouple the d.c. side for high-frequency signals. To prevent undue amounts of stray capacitance and inductance in the circuit (causing signal loss), capacitor C_1 and the two chokes must be connected with the shortest possible leads. For the very same reason, a piece of 75- Ω coax, W₁, is used to bridge the distance between K1 and C1. The d.c. path is terminated by shunt resistor R1. The indicated 1-watt type is capable of handling a maximum continuous current of 2 A. Fortunately, most satellite TV tuners limit the LNC short-circuit current to a much lower value. In some low-cost tuners, the LNC supply fuse blows,

ELEKTOR ELECTRONICS JANUARY 1995

and will need to be replaced (after remedying the cause of the fault).

With the switch, S_1 , set to the 'A' (ampère) position, the moving coil meter, M_1 , is connected in parallel to R_1 . A series resistor, R_2 , then limits the full-scale deflection of the meter to an effective current of 1 A.

For voltage measurements, the switch is set to the 'V' position. Since a range of only 10 V to 20 V is required, the voltage across the measurement network and its series resistor, R_3 , is reduced by 10 V with the aid of zener diode D_1 . The voltage across R_4 then equals the LNC supply voltage minus the 10-V zener voltage.

Construction hints

The LNC V/A tester should be housed in a small metal enclosure, preferably diecast, for which panel-mount F sockets are available. The RF chokes consist of about 7 turns of 0.5-mm dia. (24SWG) enamelled copper wire, closewound, with an internal diameter of about 3 mm. No core or former is used. The construction allows large tolerances, since L_1 and L_2 serve as RF blocking devices only.

Components C_1 , L_1 and L_2 should be fitted as close as possible to the centre pin of F socket K_2 . The connection to the other F socket, K_1 , is made via a short piece of 75- Ω coax cable. The screening at both ends of this short transmission line is connected to the ground contacts of the respective F socket. C_2 and C_3 , too, must be connected with the shortest possible leads between the 'earthy' side of the chokes and ground.

For the rest of the circuit, 'flying wire' as well as 'stripboard' constructions may be used.

If you happen to have a moving coil meter with a different sensitivity than indicated in the circuit diagram, resistors R_2 and R_3 need to be altered to match the f.s.d. (full-scale deflection) current. In case of a short-circuit, resistor R_1 carries a current of 1 A, causing a voltage drop of 220 mV. This voltage should be made to correspond to the meter's f.s.d. current. That is achieved by the meter's coil resistance plus the value of R_2 .

The value of R_4 , finally, is computed from the maximum voltage which occurs across R_3 (10 V), and the f.s.d. current of the meter you wish to use. A possibly simpler way to arrive at the correct resistance values is to fit a preset and just measure out the required resistance. (940115)

1-TO-3-PHASE CONVERTER

Final part - Construction

Design by B. Yahya

Soft the converter may be lethal, great care must be taken in the construction of the converter. Not only should the usual safety guidelines be rigidly adhered to, but there should also be no use made of cheap, often untested, components. It is also strongly advised to use an isolating mains transformer during the construction and testing.

The printed-circuit board shown in **Fig. 5** is double-sided and through-plated and therefore not easily made without the proper tools and equipment.

Start by fitting all passive components, the transformers and the IC sockets on the board. Note that C_4 is fitted at the track side. Cover the tracks beneath C_{26} with in-

sulating tape. Then fit regulators IC_{17} and IC_{18} . Connect the mains to the board and check that potentials of +12 V and +5 V exist at the outputs of IC_{17} and IC_{18} respectively. Next, verify that the +5 V line is available at all points indicated in **Fig. 3**. Do not insert the meter prod into the IC socket pins, since that damages the sockets beyond repair.

If all voltages are correct, switch off the mains and mount IC_1 , IC_2 , IC_3 , IC_4 and IC_5 . Switch on the mains again and check that there is a signal of 1 MHz at pin 1, and PWM signals at pins 2, 3 and 4, of IC_5 . If these signals are absent, the processor is not working properly. In that case, check all previous work thoroughly.

Interconnect K_2 and K_4 , and verify that the PWM signals on pins 2, 3, and 4 of IC₅ vary when P_5 is turned. These signals should also be present at the six outputs of IC₅,

Fig. 5. Printed-circuit board for the 1-to-3-phase converter - see also pages 75 and 76.

Fig. 6. There are two ways of fitting the main heat sink.

provided D_7 does not light. This LED may be made to light by interconnec-ting pins 4 and 5 of IC₁₃, IC₁₄ or IC₁₅. It will extinguish (after about 4 seconds) when the links between K_2 and K_4 and pins 4 and 5 of the relevant optoisolator have been re-

moved. Switch off the mains.

Mount the remaining semiconductors and integrated circuits. Note that like normal MOSFETs the IGBT module is vulnerable to static electricity.

75

If motors ≤ 100 W are to be used, there is no need for a heat sink for IC₁₂; at higher powers, this is a must. There are two ways of cooling, which are illustrated in **Fig. 6**; which of these is chosen depends on the application of the converter.

In **Fig. 6a**, the IGBT, mounted on a heat sink which also houses the NTC, is at right angles to the board. If the motor (or other load) is rated at \geq 300 W, a 3 mm thick aluminium sheet of the same size as the board is fixed above the board: at one side directly to the heat sink and at the other side via two spacers. Drill suitable holes in this sheet to retain access to the presets.

In **Fig. 6b**, the IGBT is bent slightly and mounted on the board with a (300 mm)

GENERAL INTEREST

76

wide piece of aluminium, bent at right angles, sandwiched between them. Make sure that none of the tracks is touched. Moreover, the aluminium angled sheet should be at a distance of ≥ 3 mm from R_{35} and the tracks to K_5 . Use heat conducting paste liberally. Next, screw a heat sink of ≤ 2 K W⁻¹ (SK04) to the aluminium. Finally, mount the NTC on the heat sink as close as possible to the IGBT.

The finished board must be fitted in a metal enclosure, which allows at least 3 mm space between it and the board. The enclosure must, of course, be earthed in accordance with safety regulations (in the UK, this should be the mains earth) see **Fig. 7**.

Connect the open-circuit converter to the mains and switch this on, whereupon the relay should be actuated. Check that there is a voltage of about 340 V on C_{25} . When the mains is switched off, this po-

Fig. 7. The converter in its (earthed!) metal enclosure.

Fig. 8. How to fit the IGBT from International Rectifiers.

tential should disappear within 5–6 s.

The board is designed for an IGBT Type MP6750 from Toshiba. If this is difficult to obtain, International Rectifiers' Type CPV363MF may be used. Since this is not pin compatible with the Toshiba module, some pins have to be linked to the board with short lengths of wire as shown in **Fig. 8**.

If a VariacTM (variable transformer) is available, supply the mains via this and adjust it to give a potential of 270 V across C₂₆. Adjust P₇ to cause the level at pin 4 of IC_{16d} changes from high to low. Then, adjust the Variac to give a potential of 360 V across C₂₆ and adjust P₆ to cause the level at pin 8 of IC_{16c} to change from low to high.

If a Variac is not available, measure the potential across C_{26} and C_{35} . Turn P_6 until the voltage at its wiper is ($U_{C26}/360$) U_{C35} volts. Adjust P_7 until the voltage at its wiper is ($U_{C26}/270$) U_{C35} V. Remobve the Variac and connect the mains directly to the converter.

If a temperature gauge is available, check that the thermal protection is actuated when the temperature reaches 80-85 °C.

Connect a three-phase motor to the converter and switch on the mains. The motor earth should be connected to the mains earth (standard in UK). Set all potentiometers, other than P_6 and P_7 , to the centre of their travel and link K_2 to K_4 . The motor should then gradually begin to run. Set the rotational speed with P_5 . If the motor switches off or on too quickly, this may be remedied by varying P_4 and P_3 respectively. Finally, set P_1 (motor runs clockwise) and P_2 (motor runs anticlockwise) as desired.

When the converter is used close to vibrating parts (such as the motor itself), it is advisable to fix any parts that may be set into vibration (crystals, capacitors) in place with heat-resistant glue.

When one of inputs 1-4 (pins 5-8 of K_3 and K_4) is enabled and the mains is switched on, the converter goes into an error state, indicated by the lighting of D_7 (when the output can not be made active). This state is removed by earthing the relevant input, whereupon D_7 extignuishes and the output may be actuated again.

A final note: since PWM signals are used, it is not possible to measure the output voltage with a multimeter. A truer.m.s. meter or oscilloscope must be used instead. The voltage between two phases may be 220 V.

Parts list

Resistors:

 $R_1, R_{34}, R_{37} = 560 \Omega$ $R_2 = 82 \Omega$ $R_3, R_4 = 2.2 k\Omega$ $R_5-R_{12}, R_{59} = 5.6 \text{ k}\Omega$ $R_{13}-R_{17} = 3.3 \text{ k}\Omega$ $R_{18} = 470 \,\Omega$ $R_{19} = 330 \,\Omega$ $R_{20} = 680 \Omega$ $R_{21}-R_{23}$, $R_{25}-R_{27}$, R_{53} , R_{54} , $R_{56} = 1.2 \text{ k}\Omega$ $R_{24}, R_{28} - R_{32} = 33 \Omega$ $R_{33}, R_{35} = 0.18 \Omega, 5 W$ $R_{36} = 120 \Omega$ $R_{38} = 120 \Omega$ $R_{38} = NTC, 4.7 k\Omega$ $R_{39} = 270 \Omega$ $R_{40} = 120 \text{ k}\Omega$ $R_{41} = 10 \text{ k}\Omega$ $R_{42} = 470\,\Omega$ $R_{43} = 10 \text{ k}\Omega$ $R_{44} = 180 \,\Omega$ $R_{45} = 100 \Omega$ $R_{46}, R_{48}, R_{49}, R_{55}, R_{57} = 220 \text{ k}\Omega$ $R_{47} = 180 \text{ k}\Omega$ $R_{50} = 10 \text{ k}\Omega, 5 \text{ W}$ $R_{51} = 47 \Omega, 5 W$ $R_{52} = 1 k\Omega$ $R_{60}, R_{61} = 470 \text{ k}\Omega$ P_1-P_4 , P_6 , $P_7 = 25 k\Omega$ preset $P_5 = 10 \text{ k}\Omega$ linear potentiometer

Capacitors:

 $\begin{array}{l} C_1, C_5, C_{23}, C_{33}, C_{34}, C_{36}, C_{37} = 100 \ nF\\ C_2, C_3 = 27 \ pF\\ C_4 = 100 \ nF\\ C_6, C_{13} = 1 \ \muF, 16 \ V, radial\\ C_7-C_{11}, C_{21} = 4.7 \ \muF, 16 \ V, radial\\ C_{12}, C_{14}-C_{19}, C_{24}, C_{28}, C_{35} = 10 \ \muF, 16 \ V, radial\\ C_{20} = 470 \ pF\\ C_{22} = 4.7 \ nF\\ C_{25}, C_{26} = 220 \ \muF, 400 \ V, radial \end{array}$

 $\begin{array}{l} C_{27} = 15 \ n\text{F}, \ 1500 \ \text{V} \\ C_{29}, \ C_{31} = 22 \ \mu\text{F}, \ 16 \ \text{V}, \ radial \\ C_{30} = 1000 \ \mu\text{F}, \ 25 \ \text{V} \\ C_{32} = 470 \ \mu\text{F}, \ 25 \ \text{V} \end{array}$

Semiconductors:

 $\begin{array}{l} D_1 = \text{zener}, \ 5.1 \ V, \ 400 \ mW \\ D_2 = \text{zener}, \ 6.2 \ V, \ 400 \ mW \\ D_3 - D_6 = \text{zener}, \ 4.7 \ V, \ 400 \ mW \\ D_7 = \text{LED} \\ D_8 - D_{10} = \text{BYT11 or BYV36E} \\ (1000 \ V, \ 150 \ ns) \\ D_{11}, \ D_{13} - D_{15} = 1N41448 \\ D_{12} = \text{zener}, \ 12 \ V, \ 400 \ mW \\ D_{16} - D_{19} = \text{FR606} \ (500 \ V, \ 5 \ A) \\ B_1 = \text{rectifier bridge B250C1500} \\ B_2 = \text{rectifier bridge B40C1500} \\ T_1 = \text{BC547B} \\ T_2 = \text{BC337} \end{array}$

Integrated circuits:

 $IC_{1} = 74HCT573$ $IC_{2} = EPROM \text{ Order No. 946640-2*}$ $IC_{3} = TL7705A \text{ CP (Texas Instruments)}$ $IC_{4} = 80C535 \text{ (Siemens)}$ $IC_{5} = GAL \text{ Order No. 946640-1*}$ $IC_{6}-IC_{11} = PC923 \text{ (Sharp)}$ $IC_{12} = MP6750 \text{ (Toshiba) or CPV363 MF}$ (International Rectifier) see text $IC_{13}-IC_{15} = CNY17-4 \text{ (Siemens)}$ $IC_{16} = LM324$ $IC_{17} = 7812$ $IC_{18} = 7805$ **Miscellaneous:** $JP_{1} = 2\text{-way jumper}$

 K_1 - K_4 = 2-way terminal block, pitch 5 mm

- $K_5 = 3$ -way terminal block, pitch 7.5 mm
- K_6 , $K_7 = 2$ -way terminal block, pitch 7.5 mm
- $X_1 = crystal, 12 MHz$
- F_1 = fuseholder and 6.3 A slow fuse
- Re₁ = relay, one change-over contact, coil 12 V
- Tr₁ = mains transformer, 12 V, 3 A, e.g. Velleman 1120038M (Maplin)
- Tr₂ = mains transformers, 12 V, 1.5 A, e.g. Velleman 1120018M (Maplin)
- 1 off mains switch, 3 A, with indicator
- 2 off heat sink, SK104 (37.5 mm high)+
- 1 off heat sink SK68 (75 mm high) or SW40/30 (100 mm high) with SK04† (see text)
- 1 off metal enclosure, 00×00×00 mm
- 1 off mains entry plug (≥3 A)
- 1 off PCB Order No. 940077-1*

Available as kit (PCB+EPROM+GAL) Order No. 940077-C † Available from Dau (UK) Ltd 70–75 Barnham Road Barnham; West Sussex England PO22 0ES Telephone +44 (0)1243 553 031