

THE INTERNATIONAL ELECTRONICS MAGAZINE

RADIO DATA SYSTEM DECODER with clock / alarm function



Januari

Chrome



In next month's issue

Bidirectional RS232-

Centronics converter*

24 cm ATV transmitter

Liquid crystal displays* Mini preamplifier Building your own toroid

core inductors and r.f.

DAT copybit eliminator

*We regret that these articles, owing to circumstances beyond our control, could not

be placed in the present issue.

Front cover

SAA6579T RDS demodulator and the

microprocessor.

The Radio Data System

(RDS) decoder shown in the

photograph and described

on pages 24–31 is based on two powerful, yet affordable,

ICs: the Philips Components

Motorola MC68HC05E0

and others for your

continued interest

transformers

CONTENTS

COMPUTERS & MICROPROCESSORS

- PROJECT: SIM: an 8051 simulator
- By David Mockridge

8

54

33

42

58

24

68

- PROJECT: Monochrome VGA adaptor
- Design by T. Scherer

GENERAL INTEREST

- **PROJECT**: Digital dial Design by David McBright **COURSE**: Figuring it out – Part 12: Modelling By Owen Bishop
- **PROJECT**: Telephone-controlled switch Design by F. Zapf

RADIO, TELEVISION & COMMUNICATIONS

PROJECT: Radio Data System (RDS) decoder By Peter Topping DX Television By Keith Hamer and Garry Smith

© 1994 Elektuur BV.







January 1994

ISSN 0268/4519

Volume 20 Number 218



Digital dial - p. 33



Monochrome VGA adaptor - p. 54



Elektor Electronics is published monthly, except in August, by Elektor Electronics (Publishing), P.O. Box 1414, Dorchester, Dorset DT2 8YH, England. The magazine is available from newsagents, bookshops, and electronics retail outlets, or on subscription at an annual (1994) post paid price of £27-00 in the United Kingdom; air speeded: £34-00 in Europe; £43-00 in Africa, the Middle East and South America; £45-00 in Australia, New Zealand and the Far East; and \$57.00 in the USA and Canada. Second Class Postage paid at Rahway N.J. Postmaster: please send address corrections to Elektor Electronics, c/o Mercury Airfreight International Ltd Inc., 2323 Randolph Avenue, Avenel, New Jersey, N.J. 07001.

ELECTRONICS SCENE

BRITISH COMPUTER SKILLS ANIMATE FILM DINOSAURS

By Nigel Hawkes

The successful film *Jurassic Park*, made by the Hollywood director, Mr Steven Spielberg, owes a surprising debt to a small British company tucked away in a London side street. With the help of computer software written by Parallax, launched just three years ago, the animators who worked on *Jurassic Park* have achieved a movie breakthrough weaving seamlessly together sequences filmed in the conventional way with animations created entirely on the computer screen. The result sets new standards in film special effects and opens a Pandorra's box full of tricks for film-makers to exploit.

Traditionally, monster movies since *The Lost World* of 1925 have relied on models to achieve their effects. In *King Kong*, the 1933 classic, in which a giant ape seizes Fay Wray in a hairy embrace and shakes her over the Empire State Building, animator Willis O'Brien painted his scenery on glass sheets mounted on a table, and manipulated a model King Kong frame by frame, creating an illusion of depth and movement. The results, exciting as they were, would not satisfy a modern audience.

Animated models. For Jurassic Park. Spielberg started out in the traditional way, commissioning some magnificent dinosaur models from Hollywood specialists. For longer shots, he intended to use animated models in the King Kong style, but his mind was changed by Steve Williams of Industrial Light and Magic, an animation company set up in California in 1975 by George Lucas to make special effects for Star Wars. Williams buried himself in his subterranean office and in two weeks created on a computer an animated 10 seconds sequence of a Tyrannosaurus Rex thundering across the screen. Spielberg was hooked.

What has made realistic computer animation possible is the development of high-power workstations with crisp, fullcolour graphics, and the software to run them. The terminals are the products of Silicon Graphics, an American company, and cost around £20 000 each. The software, which retails at the same figure, is called Matador and was written in London's Soho by a group of young British programmers working for Parallax.

Sophisticated chips. Parallax is just one of a number of British companies making a success of computer-based entertainment. Argonaut Software, established 10 years ago in North London to produce computer games, now employs 60 people. It hopes to double the 1993 turnover of £4 million in 1994. As well as writing the software for a range of games, the company

has developed hardware in the form of sophisticated chips for computer games.

Another London company making a success in the computer game business is BITS, based in Cricklewood, which has so far developed 24 different games for Nintendo and Sega. The firm, started by Foo Katan, employs 35 animators, artists and programmers full-time, plus another 15 who work from home, developing games that are named mostly after current films. Valuable skills. Gary Shinewald, development director of BITS, believes he knows why British programmers are so good. "Most of us started as schoolchildren in the days of the first home computers, which were not very powerful. So, we had to work hard to get anything worthwhile out of them. Then, when the more powerful Sega and Nintendo machines came along, those skills turned out to be very valueable".

Parallax is a relative newcomer, but in an industry like computing what matters is not age or experience, but what you can deliver. Film companies are convinced that Matador is the right software for them. More than 400 clients, including television companies and leading film studios, now use the program.

The program has already been used in more than 10 major feature films, including the Oscar-winning special effects in *Death Becomes Her*, where Meryl Streep's head was rotated on her body in one stomachturning sequence, *Cliffhanger* and *The Last Action Hero*. But, by general consent, *Jurassic Park* sets new standards in uniting animation and film.

Wire-mesh image. The animators who worked on the film used 15 separate computer terminals, and each was responsible for a short sequence which were then married together. The process begins with the animator creating on screen the outline of a dinosaur in the form of an open wire-mesh image.

The work is done by drawing with a pencil-like tool on a sloping 'tablet', like a desk-top, which picks up the movements of the pencil and transfers them into the computer as digital signals. At the same time, they appear on a screen. Matador provides the animator with a palette of 16.7 million different hues and a range of special 'brushes' for creating life-like effects such as a smear of mud on a dinosaur's back.

The system also allows an animated sequence to be prepared with much less labour than traditional methods. Films run at 24 frames a second, so the first cartoons were created by drawing a sequence of images of a cartoon character like Felix the cat, each successive image moving on fractionally.

Fewer drawings. Filmed frame-by-frame and then assembled as a sequence, the eye sees the result as a smooth movement. Matador simplifies the process by interpolating between the cartoonist's images, so that he no longer has to draw them all. This reduces the number of drawings he must do by a factor of 10, but against that he must set the fact that the dinosaurs in *Jurassic Park* are realistic creatures, not cartoon characters.

The system then allows the computercreated sequences to be integrated with earlier filmed shots in which the actors performed in empty space, imagining the dinosaurs. Images are digitized and fed into the computer, where they can be combined electronically with the animated sequences. Finally, the combined images are turned back into film.

The results impressed both the animators at Industrial Light and Magic and Steven Spielberg himself. With the skin of the dinosaurs moving and their bellies swaying, there is not much danger of modern youngsters complaining they are not real enough.

Powerful techniques. There is a danger, however, Steve Williams believes, that the new techniques are so powerful that they may one day be used to manipulate history. Old archive films have a peculiar power because we know they tell the truth: the camera, as the saying goes, can not lie. But soon, it will be posible to remodel these images in the computer, creating, say, bogus films. The power of computer graphics will eventually allow the use of computer-generated presidents who have been dead for some time giving a speech. When you are looking at the television. you won't know what is real and what is not.

DEVELOPERS' KIT FOR PHILIPS 87C750 MICROCONTROLLER

Developers working with the Philips 87C750 microcontroller can now get a low-cost, feature-packed tool set in a new software development kit available from Micro AMPS.

Included with the 87C750-SDK kit is MICRO/EDITOR, a full-featured, multiwindow text editor, MICRO/ASM-750, a robust Macro Assembler, and MICRO /SLD-750, a simulator/Source Language Debugger. This DOS-based development package has been configured especially to support an 87C750 Target Processor Environment, including memory spaces and peripheral ports and timers. Also supported is a Source Debug Environment including instruction single step, breakpoints, watch windows and over 17 additional tools.

Applications for the 87C750 include consumer and industrial products that can benefit from its 80C51 architecture, small package size and low cost.

ELECTRONICS SCENE

6

The87C750-SDK is available at an introductory price of £49.95 until April this year. The regular list price is £125. For more information, contact **Micro AMPS Ltd, 66 Smithbrook Kilns, Cranleigh, Surrey GU6 8JJ. Telephone +44 (0)483 268 999; Fax +44 (0)483 268 397.**

TV MEASUREMENT RECEIVERS FOR CABLE AND SATELLITE MARKETS

Two new models in the ITT Instruments VX600 Series of TV measurement receivers incorporate a number of features that make them particularly suited to the needs of satellite dish/aerial installers and the cable distribution market.

The new VX600S covers an extended satellite frequency band up to 2050 MHz and a satellite sound capability that is fully tuneable from 5.5 to 8 MHz to cover the multiple sound carriers used on satellite channels.

Also included is a power supply that produces a 10–20 V output switcheable in 2 V steps, as well as a variable 0–10 V supply, thus meeting the needs of all lownoise converters (LNCs) now in use.

The VX600SD has a similar specification, but with the addition of built-in D2Mac facilities.

All models in the VX600 Series combine the functions of field-strength measurement, TV picture/sound monitoring and spectrum analysis in a compact, easily portable package weighing less than 9 kg with batteries. The instruments meet IEC 348 Class I safety standards and the relevant VDE and IEC EMC specifications.

ITT Instruments, 346 Edinburgh Avenue, Slough, Berkshire SL1 4TU. Telephone +44 (0)799 520 022. 2ND INTERNATIONAL CONFERENCE ON ADVANCED A-D AND D-A TECH-NIQUES AND THEIR APPLICATIONS Papers are invited for the 2nd International Conference on advanced A-D and D-A conversion techniques and their applications, which will be held at Robinson College, Cambridge, UK, on 6–8 July 1994.

The aim of the conference is to provide a forum for the dissemination of knowledge and experience among a broad range of people with an interest in the theory and practice of interfacing 'real world' analogue signals to the digital domain.

Papers should be submitted by 7 January, 1994, to the ADDA 94 Secretariat, IEE Conference Services, Savoy Place, London WC2R OBL. Telephone 071 344 5478/5477, fax 071 497 3633, from whom details are available.

HOW TO PROGRAM TOSHIBA MICROS

Lloyd Research has produced a practical solution to an old problem: how to program low-cost micros such as the Toshiba TMP47PC242VN. After a design is complete, it is usually necessary to use OTP parts until the desighn is finally proved and mask parts are available. In addition, with the lowering of costs of OTP parts, many companies are not using mask parts at all.

A simple solution is to buy a number of single socket adaptors and to use a standard EPROM programmer. Such adaptors are usually wider than a single socket on the programmer, so it is rarely possible to fit more than four sockets on an eight-gang programmer. In addition, the programmer may need to be set up each time for a different address range. As if this is not enough, there is always the problem of the mechanical fit of a delicate adaptor in a production environment.

Lloyd Research has overcome this problem by designing a special module for their L9000 programmer. The PL242 module is fited with four sockets for shrink dip devices. A second identical or different module can be fitted to double the capacity or to program other devices such as EPROMs or other microcontrollers.

To cater for short-term requirement, programming systems can be rented from Lloyd Research.

The L9000 is made and supported in the UK by Lloyd Research who have been making programmer for ten years. Production managers can also take comfort from approvals the company has received from Intel, Texas Instruments and Signetics.

Lloyd Research, 7/7A Brook Lane, Warsash, Southampton SO3 9FH. Telephone 0489574040/885515; fax 0489885853.

ENCLOSURES, TOOLS AND SERVICE FROM OK INDUSTRIES

A range of enclosures, tools and equipment, including that for Surface Mount Technology, is available from OK Industries. The wide range of instrument enclosures include all those produced by the well-known Canadian company PacTec.

OK Industries have been supplying highquality and competitive products for over 30 years. Since 1980, the company has also had in-house workshops manned by fully trained engineers who specialize in OK Industries' products.

A catalogue of all OK Industries' products is available by phoning or writing to OK Industries Ltd, Unit 1, Barton Farm Industrial Estate, Chickenhall Lane, Eastleigh, Hants SO5 5RR. Telephone (0703) 619 841; fax (0703) 643 279.

Produced and published by ELEKTOR ELECTRONICS (Publishing)

Editor/publisher: Len Seymour Technical Editor: J. Buiting

Editorial & Administrative Offices: P.O. Box 1414 DORCHESTER DT2 8YH England Telephone: (0305) 250 995 (*National*) or +44 305 250 995 (*International*) Fax: (0305) 250 996 (*National*) or +44 305 250 996 (*International*)

U.K. Advertising Office: 3 Crescent Terrace CHELTENHAM GL50 3PE Telephone: (0242) 510 760 Fax: (0242) 226 626

International Advertising Office: Elektuur BV P.O. Box 75 6190 AB BEEK The Netherlands Telephone: +31 46 38 94 44 Fax: +31 46 37 01 61

Subscriptions: World Wide Subscription Service Ltd. Unit 4, Gibbs Reed Farm Pashley Road TICEHURST TN5 7HE **Telephone:** (0580) 200 657 (*National*) or +44 580 200 657 (*International*) **Fax:** (0580) 200 616 (*National*) or +44 580 200 616 (*International*)

Head Office:

P.O. Box 75 6190 AB BEEK The Netherlands **Telephone:** +31 46 38 94 44 **Telex:** 56617 (elekt nl) **Fax:** +31 46 37 01 61 **Managing Director:** M.M.J. Landman

Distribution: SEYMOUR 1270 London Road LONDON SW164DH

Printed in the Netherlands by NDB, Zoeterwoude

Overseas editions: FRANCE Elektor sarl Les Trois Tilleuls B.P. 59; 59850 NIEPPE Editor: G.C.P. Raedersdorf GERMANY Elektor Verlag GmbH Süsterfeld Straße 25 5100 AACHEN Editor: E.J.A. Krempelsauer

GREECE Elektor EPE Kariskaki 14 16673 Voula—ATHENA Editor: E. Xanthoulis

HUNGARY Elektor Elektronikai folyórat 1015 Budapest Batthyány u. 13 Editor: Lakatos András

INDIA Elektor Electronics PVT Ltd Chhotani Building 52C, Proctor Road, Grant Road (E) BOMBAY 400 007 Editor: C.R. Chandarana

ISRAEL Elektorcal P O Box 41096 TEL AVIV 61410 Publisher: M. Avraham NETHERLANDS Elektuur BV Peter Treckpoelstraat 2–4 6191 VK BEEK Editor: P.E.L. Kersemakers

POLAND Elektor Elektronik 02–777 Warszawa 130 Skrytka Pocztowa 271 Editor: W. Marciniak

PORTUGAL Ferreira & Bento Lda. R.D. Estefâni, 32-1° 1000 LISBOA Editor: F. Ferreira de Almeida

SPAIN Resistor Electronica Aplicada Calle Maudes 15 Entlo C. 28003 MADRID Editor: Agustin Gonzales Buelta

SWEDEN Electronic Press AB Box 5505 14105 HUDDINGE Editor: Bill Cedrum This article describes how to use SIM, a power-packed program that simulates an 8051 microcontroller on an IBM PC, providing a perfect complement to the 8051/8032 assembler course which so many of you have followed with great interest. The reasons for using a simulator are given, followed by a brief description of SIM's facilities. A short program is used to demonstrate how to use the simulator, with commentary on how each feature is used for program development and debugging. Finally, a typical program bug is demonstrated.

By David Mockridge

WHEN programming a microcontroller like the 8051, the development environment is Spartan. Development tools are often commandline oriented or run only with dedicated ICE (In-Circuit-Emulator) hardware. Although an ICE is an excellent solution for embedded system developers, it is expensive.

On the other hand, those who program in high-level languages work in comparative luxury. When things go wrong in Basic, C or Pascal, all they need do is single-step through the code with a fly-swatter at the ready. A host of powerful features are available, such as setting watches on variables, editing data and breakpoints.

The microcontroller programmer with a smaller budget has access to none of these facilities. After the program has been written, assembled and burnt to EPROM (or downloaded to an emulator), the programmer is often left staring in frustration at a smug lump of silicon, wishing the lid could be taken off with a screwdriver to see what is happening inside. (A heavy blunt object will open the chip quite effectively, but re-assembly is tricky.)

When confronted with this problem, the embedded-system designer may turn to the fifteen or so vendors of 8051 development software. This route is still expensive, even if the often compulsory additional hardware is avoided. SIM provides a solution.

SIM in a nutshell

SIM is a program that simulates an 8051 microcontroller. It runs on an IBM or IBM-compatible PC without any dedicated hardware. SIM will run your program either continuously or by single stepping one instruction at a time. Like high-level language environments, you can set watches to see the contents of any register, port or onchip RAM location while the program is executing. If the system being developed uses an external RAM, its data can be watched, too. All registers and both of the RAM areas may be edited at any time. Breakpoints can be set to halt the simulator at selected addresses, so that the state of the machine can be examined. Breakpoints and watches are dynamically manipulated with a window-based menuing system. Context-sensitive on-line help is provided for all simulator functions, as well as help for all 8051 instructions. The disassembled mnemonics displayed by the simulator are Intel-



compatible. SIM comes with a command-line disassembler and assembler.

Start, Reset and Run

The short program in $Fig. \ 1$ will be used to demonstrate how SIM works.

		1 : SIM DEMONSTRATION PROGRAM EX 1
		2 ; FLASHES AN LED ON PORT 1 BIT 0
		3
		4 ; EQUATES
		5 LED_1 EQU 90H
		6
0000		7 START:
0000	74FF	8 MOV A, #FFH ; LOAD ACCUM. WITH DELAY CONSTANT 9
0002		10 CONTINUE:
0002	14	11 DEC A ; SUBTRACT 1 FROM THE ACCUMULATOR
0003	FD	12 MOV R5, A ; MOVE ACCUMULATOR TO REGISTER 5
0004	00	13 NOP ; NO OPERATION, DO NOTHING
0005	70FB	14 JNZ CONTINUE ; DOWN TO ZERO YET?
0007	110B	15 ACALL TOGGLE_LED ; CALL FLIP LED ROUTINE
0009	80F5	16 SJMP START 17
000B		18 TOGGLE_LED:
000B	B290	19 CPL LED_1 ; COMPLEMENT (= INVERT) LED BIT
000D	22	20 RET ; RETURN FROM SUBROUTINE
		21
		22
Stat	istics a	(22:40:20 09-06-1993)
Found	d 1 equa	ite:
1:		"LED_1" equates to "90H"
	d 3 labe	als:
Found		"START" was at address OH
Found 1:		"CONTINUE" was at address 2H
Found 1: 2:		"TOGGLE_LED" was at address BH
Foun 1: 2: 3:		
Found 1: 2: 3: 14	Bytes of	object code were written. (OHDH)
found 1: 2: 3: 14	Bytes of	object code were written. (OHDH)

Fig. 1. LST (list) file produced by asembling EX_1.ASM.

Once the file is loaded, single-step through the code one instruction at a time by pressing 'S' repeatedly, or run continuously by pressing 'N' for the menu 'Run' option. Once you have tried both methods out (use the space bar to stop running), type 'R' to reset. This option performs a CPU reset of the simulator (not the PC!). When your program jumps into uncharted address space (outside your program area), the simulator will not budge until it is reset in this way. After your CPU reset, notice that the highlight bar has returned to address 00.

Now type 'B' to select the Breakpoints option. Menu options in windows like these are selected by moving the highlight bar over your choice with the arrow keys, followed by the enter key. Select 'Add breakpoint', then enter '5' to set a breakpoint at this address. Now that a breakpoint has been set, when you set SIM running, it will only go as far as address 5, where it will wait for you to single-step or run further onwards. Breakpoints have no effect when single-stepping, since you stop on every instruction anyway. Breakpoints are invaluable when you want to debug portions of program code that can only be properly tested by running through initial processing. When initial processing is unnecessary for testing, then the 'Goto' option may be used. The 'Clear all' option on the breakpoints menu will remove all breakpoints, irrespective of how many are set. If you want to set a breakpoint at your current location (wherever the highlight bar is located), you can use the 'Set Brkpt here' menu option. Breakpoints (like edit quantities and goto addresses) are always entered in hexadecimal. Use 'List breakpoints' to review the breakpoints that have been set, and 'Delete breakpoints' to remove them individually.

Adding a watch

Next we will add a watch so we can see what is happening inside the accumulator. Choose the 'Watch' menu from the menu bar with 'W'. Select 'Add watch' followed by 'SFRs / CPU'. All the SFR (Special Function Registers) in the 8051 are displayed in this window (see **Fig. 2**). The cursor will be parked on the accumulator ('A') register by default. When you move over other registers (use the arrow keys), you will see the direct address of each one displayed at the upper right of the window. Return your selection to the accumulator, and press Enter. Select the first binary format ('Binary 1') to watch the accumulator in binary. You can set several watches on the same piece of data using different formats for each one. For example, if you want to watch the accumulator in hexadecimal as well as in binary, all you need to do is repeat the previous actions, only selecting the format 'Watch as hex' instead of 'Binary 1'.

SIM SYSTEM REQUIREMENTS

IBM or IBM compatible PC, 640 K RAM, monochrome or EGA or better screen adaptor. DOS 3.2 or later.

Choose the 'Default name' option for now. When you hit Enter, the accumulator will appear in the watch window.

If you single-step or run through the program at this stage, you will be able to see inside the accumulator as it is changed by the program.

The 'New name' option in the add watch menu allows you to enter your own names for watched data. For instance, if you had a DIP-switch attached to a port, you might prefer to name the port 'DIP switch' instead of using the default watch name of 'P1'. In a timer program, you may want to name an on-chip RAM location or register as 'Seconds count' instead of using an address. Another add watch option 'Join with prev' allows you to string watched pieces of data together by omitting the text descriptor adjacent to the watch data. Since watches are byte-oriented, this allows you to watch a set of (not necessarily contiguous) bytes as if they were a string.

Now that you have added a watch on the accumulator, try adding a watch on R5 (register 5), which is at direct address 5. Select 'Add watch'. then the 'Direct RAM' option. Specify address 5 for register five in address bank zero, and type in 'R5' for the 'New name' option. If you add the stack pointer too (SFR/CPU window register SP), you can now watch the accumulator, stack pointer and register 5. Notice how the stack pointer goes up by two as the source address is pushed on to the stack, every time the subroutine call at address 7 is made. It falls correspondingly by two whenever the return address is popped off by the subroutine return instruction.

Default watches

There is a special watch option to add a convenient default set of watches at once. These consist of the accumulator, registers 0 to 7 (from register bank 0), the data pointer (DPTR), port 1, the program status word (PSW) and the stack pointer. To do this, select the 'Add default' watch menu option. The



Fig. 2. The Watch menu enables you to peek inside the 8051, and see what is happening to the SFRs and the CPU.

	1	; SIM DEMONSTRATION PROGRAM EX_2
	2	; FLASHES AN LED ON PORT 1 BIT 0
	3	; BUT USE A NESTED LOOP TO MAKE FLASHING
	4	; SLOW ENOUGH TO BE VISIBLE.
	5	· FOUNTES
	7	LED 1 FOU 90H
	8	TIMEDLY1 EOU #FFH
	9	TIMEDLY2 EQU #FAH
	10	
0000	11	CARRYON:
0000 1109	12	ACALL DELAY ; LONG DELAY SUBROUTINE
0002 1106	13	ACALL TOGGLE_LED ; FLIP LED SUBROUTINE
0004 80FA	14	SJMP CARRYON ; DO THIS ENDLESSLY
	15	· SUBPOUTTINE TO TOCCLE THE STATE OF LED BIT
0006	17	TOGGLE LED:
0006 B290	18	CPL LED 1 ; COMPLEMENT (= INVERT) LED BIT
0008 22	19	RET ; RETURN FROM SUBROUTINE
	20	
tanàn i	21	; SUBROUTINE FOR LONG DELAY
0009	22	DELAY:
0009 78FF	23	MOV RO, TIMEDLY1 ; PRIME OUTER LOOP
OOOR	24	FINTCHEDVEM2.
000B E8	26	MOV & RO : CHECK IF OUTER LOOP DELAY DONE
000C 600C	27	JZ DONEDELAYING ; GET OUT IF IT IS
000E 74FA	28	MOV A, TIMEDLY2 ; ELSE START ANOTHER INNER LOOP
	29	
0010	30	INNERLOOP:
0010 00	31	NOP ; DO NOTHING TO INCREASE DELAY
0011 00	32	NOP
0012 00	33	NOP
0013 00 0014 D5E0F	9 35	DINZ FOR INNERLOOP : FOR IS ACCUMULATOR DIRECT
oort bohor	36	bong honginalized (bon it necessed in the
0017 18	37	DEC RO
0018 80F1	38	SJMP FINISHEDYET?
	39	
001A	40	DONEDELAYING:
001A 22	41	RET
	42	
	45	
Statistics	after as	ssembly (22:37:09 09-06-1993)
Found 3 eq	uates:	
1:		LED_1" equates to "90H"
2:	···· "111	AEDLY1" equates to "#FAH"
3		abbliz equates to #IMI
Found 6 la	bels:	
1:	"Cl	ARRYON" was at address OH
2.	"TOGGI	LE_LED" was at address 6H
4		"DELAY" was at address 9H
3:	"FINISH	SDYET?" was at address BH
3:		IKLOUP" was at address 10h
2: 3: 4: 5:	"DONEDE	AVINC! was at address 1AH
3: 4: 5: 6:	"DONEDEI	LAYING" was at address 1AH
2: 3: 4: 5: 6: 27 Bytes	DONEDE	LAYING" was at address 1AH t code were written. (0H1AH)
2: 3: 4: 5: 6: 27 Bytes	"DONEDEI	LAYING" was at address 1AH t code were written. (0H1AH)

Fig. 3. LST (listing) file of EX_2, an example program that flashes a LED at a visible rate.

results of this action are shown in Fig. 2. Since maintaining a large number of watches can slow the simulator down, you may wish to delete some watches. Do this by selecting the 'Delete' option from the watches menu. Page up and down through the list if necessary, until you have placed the highlight bar over the watch to be deleted. Press Enter to delete the selected watch, and use the Escape key to quit out when you have finished deleting. Use the 'List' watches option to review the watches set without deleting any. The list, delete and add functions of the breakpoints menu are operated in exactly the same way.

Goto, Help and Escape

The 'Goto' option will allow you to start executing from any address in your program. If you go to a data address, the simulator will interpret the data as an instruction, with unwanted results. Use the Goto option with care, although if you do get lost by branching into a data area by mistake, you can always reset and start over. To practice a Goto command, do a reset, select menu option 'Goto' and enter address 7, the address of the subroutine call. The highlight bar will jump to address 7, from where you can now single-step (or run). 'Goto' is useful for skipping past portions of code that you know are working, and for testing subroutines in isolation.

Wherever you go in the menu system, context-sensitive help is at hand. Select the watch menu again, and make a few random choices. Press F1 to pop up the help window, followed by Enter again to get context-sensitive help for the watch sub-menu you are at. When you have finished reading, use the Escape key to quit out of help. Pressing Escape repeatedly will back you up through the sub-menu windows chosen up to this point. Another option in the help window provides help for each op code in the 8051's instruction set. The help descriptions are no substitute for trying the instructions out with the simulator, which is more fun than merely reading about them.

A bit at a time

The 8051 has a dedicated Boolean bit processor and accompanying bit-oriented instructions. SIM allows you to set watches on bits and edit them individually. Add a watch as before, but select the 'SFRs/CPU bits' option to see a window with all bit-addressable registers and their bits (also shown in Fig. 2). When the bits have special names, for example CPU flags, these are shown. The bits covered with asterisks which the cursor skips are not bit addressable. Besides the SFR bits, all the directly addressable bits in the chip are individually selectable in a special window for single-bit editing and watching. Watches may be set on individual bits of ordinary direct RAM, but these may only be edited at a byte level. Try setting a watch on port 1 bit 0, and then use 'Edit' to change its value before the program does. The watch window is updated immediately as you complete the edit. Editing can be used to simulate external events like switch depressions or A/D (analogue-to-digital) inputs, by setting data at ports.

Another use for editing is escaping from a loop (or nested loops) that rely on a counter reaching a particular value before moving on. In the test program, we have to wait for the simulator to count down from 255 (FF_H). Once the loop has been entered, this longish wait can easily be cut short by editing the accumulator down to a few cycles away from completion.

Interrupts

The interrupt menu lets you choose a hardware interrupt to trigger. Like the

; Sta	ack-destructing demonstration
Start	
A	CALL SubroutineOne
Subro	SutineOne:
St	JMP Start
SNATL Tiny	ssembler at 22:41:29 on 09-06-1993. Source: "EX 3.ASM"
	1 ; STACK-DESTRUCTING DEMONSTRATION
0000	2 START:
0000 1102	3 ACALL SUBROUTINEONE
0002	4 SUBROUTINEONE:
0002 80FC	5 SJMP START
	6
Statistics a	after assembly (22:41:29 09-06-1993)
No EQU(ate)	statements were found in this source file.
Pound 2 lab	
Found 2 labe	IS:
2	SUBROUTINEONE" was at address 2H
2	Jobrooffindond was at autross bit
4 Bytes of	object code were written. (OH3H)
Source file:	: EX 3.ASM List file: EX 3.LST Object file: EX 3.OBJ
773 Bytes o	of listing file were generated.



physical 8051, interrupts are ignored unless they are properly enabled with the interrupt priority register. SIM also traps attempts to vector to an interrupt past the end of your program, and displays a warning. Try a serial port interrupt (interrupts menu, option 'R1 & T1') to do this intentionally. Do not forget that whenever you are confronted with a warning message box like this, you can always use help to get more details on the condition that caused it.

The tiny demonstration program was chosen for size and simplicity. With a 16-MHz clock the flash rate is invisibly fast. See the program 'EX_2.LST' in **Fig. 3** for a nested-loop flasher that is slower, and which flashes visibly. While each example program fits on one screen, SIM handles programs that span several screens, displaying only the current screen. When a jump is made off the screen, a new screen is disassembled from the destination address onwards.

Catching a bug

The program in **Fig. 4** demonstrates an interesting bug. A subroutine call is made repeatedly without ever executing a return. One would expect the stack pointer to wrap around (SIM will trap this event and issue a warning), but it does not. The stack pointer itself is located at address $81_{\rm H}$, above the top of the stack. This means it points to itself when it grows too high, writing pushed address data over the pointer before it grows higher still. The fault is obvious in such a tiny program, but a larger program might well have the same problem, only buried in hundreds or thousands of lines of code.

Try loading and running program 'EX_3.OBJ', to see it self-destruct. The results make it clear how important it is to return from subroutines.

External RAM consists of RAM chips physically external to the CPU. Since external RAM can take up 64 KBytes memory, SIM only allocates storage for external memory if it is referenced. When any action (edit, watch or move) is performed on an external memory location, that location is created and maintained by SIM. This approach saves memory space but imposes an increasing processing time overhead if many external memory locations are used. SIM is not recommended for programs needing large amounts of external memory.

Object file edit facility

SIM incorporates a file edit function. This facility allows changes to be made to the file you are running in the simulator, without exitting SIM. Instead of quitting, changing your assembler source code, reassembling it and then starting the simulator again (assuming you had no assembly errors), the file edit facility allows you to change values in the object file you are running, while you are running it. If you change an instruction displayed on-screen, the screen will be re-disassembled to reflect your change. Changes may be made to any instruction or data, including the highlighted (next to be executed) instruction. This SIM - AN 8051 SIMULATOR

does mean that your assembly source code is no longer in step, but fresh source code can be generated by running your changed object file through the disassembler. The disassembled code will not, of course have any comments or labels in it, so changing your assembler source will usually be a better option.

11

SNAIL, DISASS and SIM

All example programs referred to in this article are provided with SIM, in source and compiled form. A tiny but fully-functional 8051 assembler called SNAIL is provided with SIM for those who have not yet got one. SNAIL and DISASS are limited to small (around 15 KBytes maximum) source files. DISASS is a full 8051 disassembler. useful for picking up bugs. DISASS comes with SIM. Brief documentation and sample programs for the disassembler, assembler and simulator are provided on the diskette. Add your favourite editor or word processor, and you have all the tools required to develop 8051 programs.

The example programs used here were the simplest possible demonstrations. SIM is capable of much more, including responding to software interrupts, register bank switching, powerdown modes, relative address decoding, running object files of up to 65 K and use of the full instruction set.

Finally I would like to mention the little-known software design phase known as bugging. This occurs some-where between the design and coding stages, and is inversely proportional to the time required for the better known phase of debugging. Cutting down on bugging time is difficult, but by using SIM I hope you will lessen debugging time considerably.

For further reading:

8051/8032 assembler course (8 instalments). *Elektor Electronics* February through November 1992.

Program ordering information

The programs SIM, SNAIL, DISASS, explanatory text files, and the three example files discussed here are contained on a single 3½-inch MSDOS formatted diskette which may be ordered through the *Elektor Electronics* Readers Services. The order code is **1931**. Price and ordering details may be found on page 70.

The courseware diskette and the system monitor EPROM for the 8051/8032 Assembler Course are also available through the Readers Services. The order code is **1661**.

I²C TESTER

There can be no doubt that the I²C bus has become the *de facto* standard for communication between ICs in audio and video equipment. The three wire bus, invented by Philips, provides an intelligent way of exchanging data between the increasingly complex ICs in such equipment. Normally, an oscilloscope or a logic analyser is used to test the functions in an I²C system. Since an oscilloscope is sometimes inadequate, and a logic analyser costly or not available, a good, low-cost alternative to these instruments is described in this article.



Design by W. Foede

THE I^2C system has been with us for several years now, and has been the subject of a number of articles in *Elektor Electronics*. Following the description of an interface circuit that enables a PC to take control of an I^2C bus, a number of extension circuits were published for various applications (see the I^2C publications overview at the end of this article).

Nowadays, there exists an I^2C compatible IC for almost any application in consumer electronics equipment. If a fault occurs in a piece of equipment fitted with I^2C ICs, it is often necessary to test the bus and the components connected to it. In most cases, it is possible to use an oscilloscope for a basic test. Unfortunately, the scope will only tell you if there are signals on the SDA and SCL lines (high level: bus is free; alternating voltage: data and/or clock present), no more, no less. For a more extensive test you need a special tester, and that is described here.

The present I^2C bus tester has a number of LEDs and DIP switches that tell you exactly what is happening on the I^2C bus. The instrument allows an IC address to be set, and can be 'armed' to see if this address appears on the bus. Further, it allows the general data traffic to be monitored. There are six LEDs which provide the following indications: **SDA/SCL**: data present on SDA or SCL;

START: valid start condition is being transmitted;

ACK: hexadecimal address set on the tester is confirmed by the relevant slave IC (with an ACK pulse);

ADDRESS: hexadecimal address set with the aid of the DIP switches is present on the bus;

LOGIC: static logic level on a line; independent of the I^2C bus.

In principle, such test data could be made visible on a logic analyser, but that soon becomes problematic if there are several slave ICs on a bus. Moreover, the logic analyser is a costly instrument which is rarely seen in a hobbyist's workshop. None the less, if you are the fortunate owner of a logic analyser, the I²C tester offers an additional output supplying the ADDRESS signal, which enables the logic analyser to be triggered on certain addresses. Since only two relatively slow data streams are to be visualized, an alternative would be to use a digital oscilloscope (whose external synchronization input is connected to the AD-DRESS output on the I²C tester).

Heart of the circuit: a GAL

At the heart of the circuit is a GAL (generic array logic) Type 6001. It contains a large number of logic functions needed for the 1^2 C tester, and thus keeps the component count in the circuit to a minimum. Although the 6001 looks similar to the 20V8 which has been used before in *Elektor Electronics* projects, its internal structure is far more intricate, offering more possibilities. The most important extra features are:

- 10 instead of 8 In/Out macro cells IOLMC (pins 14 through 23). Eight 'hidden' macro cells BLMC (not bonded out to pins).
- The number of product terms allowed on one output is only restricted by the total number of 74.
- Each macro cell can be clocked individually with a product term (asynchronous clocking).
- All macro cells can be reset simultaneously (asynchronous reset).
- Eight IN macro cells ILMC (pins 2 through 11) (not used here).

The above additional features are fully exploited in the present design, hence the choice of the 6001 in favour of the 20V8.

Defining the desired GAL functions



Fig. 1. Not much of a circuit diagram, really, this one of the I²C tester, but bear in mind the complexity of the circuitry contained in the GAL, circuit IC1.

with 'bare hands' is a pretty arduous task. Fortunately, a number of affordable computer programs are available these days that come to your rescue. In this case, the author made use of the program 'easy ABEL'. This program allows you to describe the design in general terms with the aid of a Description Language, Hardware whereupon the program compiles the optimized functions, and in addition suggests ICs for that purpose. After the IC selection, pins are automatically assigned to the different functions. The result is a JEDEC programming file which can be read by most GAL programmers to burn the design into a GAL. Not to worry if you do not have a GAL programmer, because the GAL used in the present circuit comes ready-programmed through our Readers Services (see p. 70).

Two ICs and a power supply

Looking at the circuit diagram of the I²C tester, **Fig. 1**, you may feel a little disappointed because it is so simple. Well, that is because so many functions are implemented in the GAL. Apart from the 6001, only a few buffers are required to complete the circuit. The buffers being contained in a single

CD4050, the total number of logic ICs in the circuit is ... two!

The internal diagram of the pro-

grammed GAL used in the present circuit is given in **Fig. 2**. Obviously, the circuit would have been a lot more



Fig. 2. Block schematic representation of the functions contained in GAL Type 6001.

GENERAL INTEREST

complex and difficult to build if all the functions shown were realized using standard logic ICs.

The operation of the circuit will be explained with reference to the circuit diagram (Fig. 1) and the timing diagram shown in Fig. 3. Signals SDA (serial data) and SCL (serial clock) arrive on connector K1. Zener diodes D1 and D₂ reduce any excessive input voltage levels to about 5.6 V (the normal supply voltage in an 12C system is 5 V). Next, the signals are 'cleaned' by buffers IC2a and IC2b, whereupon they are taken to pins 1 and 14 of the GAL. Inside the GAL, the SDA and SCL signals are buffered again, and then sent to two LED drivers, T1 and T2, via pins 17 and 18. Capacitors C5 and C6 ensure that the LEDs light on the positive SDA and SCL signal edges only.

A start condition on the I²C bus is recognized by a small logic circuit shown at the right in Fig. 2. This subcircuit supplies the signal called 'edge', which is generated the moment SDA goes low when SCL is high. The 'edge' signal starts the read cycle of an 8-bit shift register, and resets a 4-bit counter. It is also used to reset an S-R bistable. Clocked by the SCL signal, the shift register turns the serial address transmitted via the SDA line (7bit address + R/W bit) into an 8-bit parallel word. In the block diagram, the most significant bit (MSB) is at the far left on the shift register outputs. The first seven received bits form the address, while the eighth bit indicates the data direction. A '0' means: master



Fig. 3. This timing diagram shows what happens to the signals that enter the GAL

ready to send data (write). A '1' means: master ready to receive data (read). The shift register outputs are connected to an 8-bit comparator circuit which also reads the bit combination set on two 4-way DIP switches, S_1 and S_2 . When the received address matches that set on the DIP switches, the comparator supplies a 'match' signal to the logic section shown in the



lower right-hand corner of the block diagram.

The bistable and the 4-bit counter are added to ascertain that the byte detected by the comparator is actually the address byte. This double check is necessary because the same bit pattern may be conveyed while data is being written. The bistable and the counter are reset by the 'edge' signal (which appears after the start condition), whereupon the 4-bit counter is clocked by the SCL signal. The bistable is set again by the logic during the nine pulses following the start condition. The three outputs 15, 16 and 19 are connected to three buffers (IC2d, IC_{2e} and IC_{2f} which are 'shunted' by capacitors to make them function as monostable multivibrators. This is necessary because pins 16 and 19 supply 'short' pulses. In this way, the LEDs connected to the circuit outputs light long enough to ensure a clear indication. On output 15, C1 and D5 ensure that rising (positive) pulse edges are made visible.

Correct reception of a byte addressed to a particular IC is acknowledged by that IC returning an ACK pulse. The transmitter (in this case the master IC) pulls the SDA line high, and waits for the slave IC to pull it low again. If that does not happen, the communication between the two ICs is stopped. The ACK LED lights if the address byte is acknowledged by the slave IC. In that case, you may safely assume that the slave IC is functional (that is, the I²C communication section in the IC).

COMPONENTS LIST

Resistors. $R1:R3:R5 = 100k\Omega$ $R2:R4:R6:R12 = 22k\Omega$ $R7;R9;R10;R11 = 390\Omega$ R8 = 8-way resistor array $10k\Omega$ Capacitors: C1 = 22nFC2-C6 = 10nF $C7 = 100 \mu F / 16 V$ C8;C9;C10 = 100nFSemiconductors: D1;D2;D3 = 5V6/400mW zener diode D4;D9;D11 = LED red, 3mm D5;D6;D8;D10;D12;D14 = 1N4148 D7 = LED green, 3mm D13;D15 = LED yellow, 3mm T1;T2 = BC550IC1 = GAL6001 (order code 6341; see page 70) IC2 = 4050IC3 = 7805Miscellaneous: K1 = 10-way straight boxheader. S1;S2 = 4-way DIP switch. Printed circuit board and programmed GAL. Set code: 930128 (see page 70). 1 off Mains adaptor 9-15V/250 mA.

The remaining buffer, IC_{2c} , is used to make a simple logic tester that allows logic levels to be made visible. As on the SDA and SCL inputs, a protection is provided that limits the input voltage to about 5.6 V.

The power supply is conventional, consisting of a 7805 three-pin fixed voltage regulator and the usual decoupling capacitors for noise suppression. The mains transformer is connected externally. In fact, it is contained in a mains adaptor with an output voltage of 9-15V a.c. This is a safe as well as economical solution to the mains transformer problem.

Construction

The tester is simple to build on the printed circuit board shown in **Fig. 4**. This board is available ready-made through our Readers Services. Construction is straightforward using the component overlay printed on the board. The GAL is best fitted last, so that it can not be damaged when the other components are soldered.

The front panel (**Fig. 5**) is designed such that the function of the LEDs and the switches are clearly indicated. Pay attention to the depth of the enclosure you are using when mounting the LEDs, the DIP switches and the 10-pin header, K_1 . Obviously, the LEDs must



Fig. 4. Artwork for the printed circuit board designed for the I²C tester.



Fig. 5. Suggested front panel layout of the I²C tester.

ELEKTOR ELECTRONICS JANUARY 1994

GENERAL INTEREST

be fitted just behind the front panel, while the DIP switches and the header should be accessible, which means that they are mounted at least level with the top side of the front panel. Fortunately, that is easy to achieve by mounting the printed circuit board behind the front panel, using PCB spacers (stand-offs) of the right length.

The power supply socket is fitted into a side panel of the enclosure. The type of socket depends on the mains adaptor used.

Finally, make a 'test cable'. This consists of a piece of 10-way flatcable (about 50 cm long), fitted with a 10way IDC (press-on) socket at one side, and miniature test clips at the other. The test clips should be labelled to avoid confusion about their connection in the circuit under test.

The tester is then ready for measurements on I²C circuits of almost any complexity. One problem you may be faced with during such measurements is that the addresses of the ICs on the bus are not known. Although the base addresses of most I²C ICs are fixed by the manufacturer, the designer of the circuit still has the freedom to determine part of the actual address with the aid of certain IC pins. It is, therefore, desirable to have handy as much data on the ICs as possible, and, preferably, also a circuit diagram of the equipment under examination. To help you on the way, the addresses of a wide range of I²C ICs from Philips Semiconductors are shown in Table 1. Unfortunately, when you encounter ICs whose address is not clearly recognizable, there is no other alternative than to try a couple of different device addresses using the DIP switches, to see if the IC responds at all to master read/write operations.

Previous I²C projects in this magazine:

Inter-IC communications, September 1990

- Video digitizer, July/August 1991.
- I²C interface for PCs, February 1992.
- I²C LED display,June 1992. Speech/sound memory, December
- 1992.
- I²C alphanumerical display,
- July/August 1993.
- I²C bus fuse, July/August 1993.
- I²C opto/relay card, February 1993,
- I²C power switch, December 1993.

Туре	Function	Address								
n.a.	'general call' address	0	0	0	0	0	0	0	х	
n.a.	reserved addresses	0	0	0	0	Y	Y	Y	Х	
		1	1	1	1	Y	Y	Y	Х	
PCD3311/12	DTMF/modem/tone generator	0	1	0	0	1	0	A1	х	
PCE8200	speech synthesizer	0	0	1	0	0	0	0	x	
PCE8566	universal I CD driver	0	1	1	1	1	1	AT	x	
PCE8570/71	static BAM (256x8/128x8)	1	0	1	0	23	22	Al	x	
PCE8570C	static RAM (256x8)	1	0	1	1	AR	A2	A1	X	
PCF8572	EEPBOM (128x8)	1	0	1	0	AB	A2	Al	x	
PCF8573	realtime clock/calendar	1	1	0	1	0	A2	AI	x	
PCE8574	remote 8-bit I/O-expander	0	1	0	0	A3	A2	A1	x	
PCF8574A	remote 8-bit I/O-expander	0	1	1	1	A3	A2	Al	X	
PCF8576	universal LCD driver	0	1	1	1	0	0	A1	х	
PCF8577	LCD direct/duplex driver	0	1	1	1	0	1	0	х	
PCF8577A	LCD direct/duplex driver	0	1	1	1	0	1	1	х	
PCF8578	LCD-driver for dot matrix	0	1	1	1	1	0	A1	Х	
PCF8579	LCD-driver for dot matrix	0	1	1	1	1	0	A1	Х	
PCF8582A	EEPROM (256x8)	1	0	1	0	A3	A2	A1	Х	
PCF8583	clock/calendar w. static RAM	1	0	1	0	0	0	A1	Х	
PCF8591	8-bit A/D and D/A converter	1	0	0	1	A3	A2	A1	Х	
SAA1064	4-digit LED driver	0	1	1	1	0	A2	A1	Х	
SAA1136	PCM audio interface	0	0	1	1	1	1	0	Х	
SAA1300	tuner switching circuit	0	1	0	0	0	A2	A1	Х	
SAA3028	IR transcoder (RC-5)	0	1	0	0	1	1	0	Х	
SAA4700	VPS dataline processor	0	0	1	0	0	0	A1	Х	
SAA5243/45	comp. controlled teletext circuit	0	0	1	0	0	0	1	Х	
SAA9020	memory controller	0	0	1	0	1	A2	A1	Х	
SAA9050/51	dig. multistandard TV-decoder	1	0	0	0	1	0	1	Х	
SAA9055P/8A	dig. SECAM decoder	1	0	0	0	1	0	1	Х	
SAA9055P/8E	dig. SECAM decoder	1	0	0	0	1	1	1	Х	
SAA9062/63/64	dig. deflection controller	1	0	0	0	1	1	0	Х	
SAA9068	picture-in-picture controller	0	0	1	0	0	1	A1	Х	
SAB3035/36/37	comp. tuning interface	1	1	0	0	0	A2	A1	Х	
SAF1135	data line decoder	0	0	1	0	0	A2	A1	Х	
TDA8370	TV sync processor	1	0	0	0	1	1	0	Х	
TDA8400	comp. interface prescaler synth.	1	1	0	0	0	A2	A1	Х	
TDA8405	stereo TV sound processor	1	0	0	0	0	1	0	Х	
TDA8420/8421	stereo audio processor	1	0	0	0	0	0	A1	Х	
TDA8425	stereo audio processor	1	0	0	0	0	0	1	Х	
TDA8440	video/audio switch	1	0	0	1	A3	A2	A1	Х	
TDA8442	colour decoder interface	1	0	0	0	1	0	0	X	
TDA8443A	YUV/RGB interface	1	1	0	1	A3	A2	A1	Х	
TDA8444	8-fold 6-bit DAC	0	1	0	0	A3	A2	Al	X	
TDA8461	PAL/NISC decoder	1	0	0	0	1	0	Al	Х	
TDA8440	switch for TV receivers	1	0	0	1	A3	A2	Al	X	
TEA6000/6100	FM/IF system and µP tuner	1	1	0	0	0	0	1	Х	
TEA6300(1)/101	sound fader circuit	1	0	0	0	0	0	0	X	
TEA63301	control amplifier	1	0	0	0	0	0	0	X	
TEA6360	equalizer	1	1	0	0	0	1	AL	X	
TSA5510(1)	1.3-GHZ frequency synthesizer	T	1	0	0	0	A2	AL	X	
15A0057(1)	data process for conduct to	T	1	0	1	0	1	AL	X	
	un supposessor for radio comm	1	1	0	1	1	132	A1	N V	
UNATUTUT	un, synthesizer for radio comm.	T	T	U	0	U	U	AI	~	
A3, A2 or A1 = 1	user-programmable address bit.									
X = H/W bit (1 = Y = don't care	read; $U = Write$).									
- uon tuale.										

Table 1. Overview of I²C integrated circuits and their bus addresses (courtesy Philips Semiconductors).

VIEWS OF THE BRIDGE Part 2: Instrumentation applications

By Bryan Hart

Instrument rectifiers

The diode bridge, in conjunction with a moving-coil meter, enables us to measure the peak value, $U_{\rm p}$, of a sinusoidal signal voltage, or alternatively its root-mean-square (r.m.s.) value, $U_{\rm p}/\sqrt{2}$.

Consider **Fig. 13**. The arrowed full-line sections show the path of current flow for positive-going half cycles (i>0), and the arrowed dotted-lines that for negative-going half cycles (i<0). For ideal diodes, the rectified current waveform is shown in **Fig. 14**. The meter movement can not follow rapid variations in current because of mechanical inertia. The net result is that the pointer indicates a mean value \overline{I} . This corresponds to that constant level of i for which the area of the hatched region above it is equal to that of the hatched region below.

 \overline{I} is related to $U_{\rm p}$ by the relationship

$$\overline{I} = 2U_{\rm p}/\pi R = 0.636 (U_{\rm p}/R)$$

Making the design choice $R = 6.36 \text{ k}\Omega$, for easy current-scaling, gives $\overline{I} = 1 \text{ mA}$ for $U_p = 10 \text{ V}$. Alternatively, for $R = 63.6 \text{ k}\Omega$, $\overline{I} = 100 \mu\text{A}$ for $U_p = 10 \text{ V}$.

R can be range-switched to suit the signal amplitude being measured.

Connected across the secondary of an isolation transformer having a turns ratio 1:1, the circuit of **Fig. 13** is capable of giving an accurate indication of mains voltage amplitude ($U_p = 340$ V). However, the circuit is clearly limited in the measurement of small amplitude signals because of the finite voltage drop of real diodes.

A solution to the problem of measuring voltages in the millivolt range is provided by the use of the circuit in **Fig. 15**. In this, R is made the input arm of an opamp inverter configuration that has the diode quad as the feedback network. Note that the drawing of the bridge is rotated anti-clockwise through a right angle compared with that shown in **Fig. 13**, for ease in explaining circuit operation, but the load is still connected between terminals **X** and **Y**.

The action of negative feedback forces **A** to be a 'virtual-earth' point. Hence, the whole of U_s appears across R and the conducting diodes and meter (M) are forced to pass a current, U_s/R , that is independent of the magnitude of the diode drops. **Figure 14** again applies to *i* and **Fig. 16** shows circuit voltage waveforms. When U_s goes positive, **A** attempts to rise but the amplifier output switches sufficiently negative (approx. -1.4 V) for D₂, D₄ to conduct the current $i (= U_s/R)$ necessary to keep **A** at earth potential. Similarly,

 U_0 switches to 1.4 V when U_8 goes negative. An upper limit to signal frequency is set by the slew rate of the operational amplifier, because it determines the time taken for U_0 to ditional gating diodes, makes a versatile switch for generating and processing waveforms.

Figure 18 shows a basic arrangement. In this application, the bridge of Fig. 13 is rotated clockwise through a right angle. Also, the input is now at **B** and the output at **A**. Control waveforms for switching the bridge on and off are applied to terminals **Y** and **X** via gating diodes D_5 , D_6 .

The constant-bias currents, I_0 , can be the outputs of current-mirrors or grounded-base stages. The operational amplifier, strapped as a unity-gain voltage-follower, provides a buffered output so that impedance Z is not

930118 - 11 - 16



1.4 \

U

0

-1.4



Fig. 15. Precision instrument rectifier.

switch from -1.4 V to +1.4 V and vice versa. The popular 741 operational amplifier is acceptable for signals in the low kilohertz range.

The input resistance of the circuit of **Fig. 15** is R. To minimize loading of a circuit being monitored, the alternative high input-impedance circuit of **Fig. 17** can be used. The opamp now operates in the non-inverting mode. By 'follower' action $U_A = U_s$ so the current forced through M is U_s/R . Once again, **Fig. 14** shows the time variation of this current and its mean value.

The diode-bridge gate

The diode bridge, usually with a pair of ad-



Fig. 16. Voltage waveforms for Fig. 15.

930118 - II - 12

930118 - 11 - 14

Fig. 17. Instrument rectifier with high input impedance.

ELEKTOR ELECTRONICS JANUARY 1994



Fig. 18. Diode bridge gate.















Fig. 23. Bridge with matched 'diodes' using IC array Type 3046.



Fig. 20. Analogue gate waveforms.



Fig. 24. Symmetrical triangle voltage generator using a bridge. Note that D₅ and D₆ are not necessary here.



Fig. 25. Waveforms for Fig. 23 with lettered diode conduction states. The 'start-up' phase is not observed on an oscilloscope trace.







loaded.

Possible operating modes a, b, c, d, that are related to the conducting states of the diodes, are shown in Table 1. The characteristic relating the current i in Z to the differential voltage $(U_{\rm s} - U_{\rm o})$ is shown, correspondingly labelled, in Fig. 19.

in which case Z is a capacitor, $C_{\rm s}$. Consider, first, the linear gate. The wave-

ted line.

forms of Fig. 20 illustrate a typical application in the field of nuclear instrumentation. A pulse, P_1 , from a particle detector is timeselected from a series of such pulses so that its shape and amplitude can be examined in detail.

For a, the 'off' state, U_{G1} and U_{G2} of

Fig. 15 have the polarity and amplitude re-

quired to hold the bridge diodes reverse-

biased for the maximum $U_{\rm s}$, so $U_{\rm o} = 0$. Hence,

istic of Fig. 19 comprises the three straight line sections. Departure from the ideal, when

real diodes are used, is indicated by the dot-

the bridge: the 'linear', 'analogue' or 'trans-

mission' gate for which Z, in Fig. 18, is a re-

sistor, R, and a sample-and-hold (S/H) gate

In the 'on' state, the idealized character-

There are two basic gate applications of

the characteristic is the axis of $(U_{\rm s} - U_{\rm o})$.

The relevant transfer characteristic (Fig. 21) is derived from Fig. 19; thus, points L_1, M_1 of Fig. 21 correspond, respectively, to L, M, of Fig. 19. For the output to be an acceptable copy of the input when the gate is on, it is necessary to operate on section d

(Fig. 21) only. Furthermore, if the magnitude of the maximum output voltage required is $U_{\rm om}$, then, to minimize distortion, it is desirable that

 $I_0 R \ge 10 U_{\text{om}}$.

Thus, for $U_{\rm om} = 1 \, \text{V}, I_0 R \ge 10 \, \text{V}$. This does not fix the individual values of I_0 and R and it might seem that the choice $I_0 = 2$ mA, $R = 5 \,\mathrm{k}\Omega$, would be as good as an alternative such as $I_0 = 10 \text{ mA}$, $R = 1 \text{ k}\Omega$.

However, the second choice would often be preferable because it offers faster operation. More current is available to charge unavoidable circuit stray capacitances (not shown) when the gate switches from the off to the on state and vice versa. A greater speed potentiality is what makes the diode bridge superior to currently available CMOS transmission gates (e.g., 4016 range).

Consider, next, an S/H gate. One of its many uses is with an analogue-to-digital converter (ADC) when a speech signal is to be transmitted digitally over a link.

Figure 22 shows what happens when the bridge is switched on at t_1 by a sampling pulse of duration τ . Z is now a capacitor, $C_{\rm s}$, which charges up to U_1 . This is stored until a further sample is taken because there is (ideally) no discharge path when the gate is switched off. During the 'hold' phase there is adequate time for an ADC to digitize U_1 . In the worst case, $C_{\rm s}$ may be required to charge from its maximum permitted negative value $-U_{om}$ to its maximum allowable positive value $U_{\rm om}$, and this requires a charge $2C_{\rm s}U_{\rm om}$. As the charge available in the interval τ is $I_0\tau$, this leads to the condition

$$I_0 \tau \ge 2C_8 U_{\text{om}}$$

A second condition involves the amplifier slew rate, $S(V \mu s^{-1})$. If I_0 is expressed in mA and C_s in nF, then we require $S > I_0/C_s$ so that the amplifier output can follow the charge and discharge of Cs. Suppose, for example, that $I_0 = 10 \text{ mA}$ and $C_s = 1 \text{ nF}$. Then, $S>(10 V \mu s^{-1})$. This means the use of an FET operational amplifier such as the 351. FET opamps also have a very low input current so capacitor discharge in the 'hold' state is minimized.

For optimum circuit performance, the linear gate and the S/H gate should both employ bridges in which the diodes are matched in their respective static and dynamic parameters. Matching by selection is a tedious and costly procedure. Fortunately, there is a way of avoiding it that may be applicable in some cases. It entails using a matched IC transistor array with the transistors strapped as diodes. Figure 23 shows the connection pattern for the popular, low-cost CA3046 array.

As a final instrumentation application of the bridge, consider the waveform generator outlined in Fig. 24. The bridge, a buffer amplifier and a Schmitt trigger are connected together in a loop. Diodes D5 and D6 are not required in this circuit.

The Schmitt has trigger levels of $\pm U_T$ and it swings between the limits $\pm U_{\rm M}$. Circuit waveforms, lettered according to the diode conduction state of **Table 1**, are shown in **Fig. 25**. The capacitor charges and is discharged at a constant rate, set by I_0 , during a time interval T/2. The change in charge is $2C_sU_T$ and this must be equal to $I_0T/2$. If we write f_p (pulse repetition frequency) = 1/T, then

 $f_{\rm p} = I_{\rm o}/4C_{\rm s}U_{\rm T}.$

Regarding I_0 as a variable, under the control of an external input signal, leads to the idea of a current-controlled oscillator. Using a voltage-to-current converter, we obtain a voltage-controlled oscillator, which is important in signal transmission and phaselocked loops. END

Increase your electronics know-how and skills

The speed and intensity with which electronics penetrates our daily lives at home, at work, or in our car, tends to make us forget that we **can use electronics creatively** by building designs with a practical application and having the satisfaction of a successfully finished project. *Elektor Electronics*, which is distributed all over the world, can help you achieve these goals. Throughout the year, the magazine features original construction projects, informative articles and news on the gamut of electronics, science & technology, book reviews and information on new products. The past 11 issues contained 80 major and 97 minor construction articles, 21 articles of an educative or instructional nature, and 10 articles dealing with Science & Technology.

If you wish to increase your electronics know-how and skills, take out an annual subscription to *Elektor Electronics* by writing or faxing to

World Wide Subscription Service Ltd Unit 4, Gibbs Reed Farm Pashley Road, Ticehurst East Sussex TN5 7HE, England Telephone (0580) 200 657; Fax (0580) 200 616

You will then have the convenience of having the magazine delivered to your home, and the peace of mind that you will not miss any issue. The 1994 worldwide rates for an annual subscription (11 issues) are shown on page 72.

There are also a number of Elektor Electronics books geared to the electronics enthusiast – professional or amateur. These include data books and circuit books: see advertisement below Books, printed-circuit boards, programmed EPROMs and diskettes are available from

Elektor Electronics (Publishing) P.O. Box 1414 Dorchester DT2 8YH,England Telephone (0305) 250 995; Fax (0305) 250 996

Books from Elektor Electronics (Publishing)

The following books are currently available: 301 Circuits £9.95 \$14.50 302 Circuits £9.95 \$14.50 303 Circuits £10.95 \$17.90 304 Circuits \$23.95 £12.95 305 Circuits† £14.95 \$27.70 SMT Projects £ 9.95 \$14.50 Microprocessor Data Book £10.95 \$19.90 Data Sheet Book 2 £9.95 \$18.50 Data Book 3: Peripheral Chips £10.95 \$19.95 Data Book 4: Peripheral Chips £10.95 \$19.95 Data Book 5: Application Notes £10.95 \$19.95

The books may be obtained from bookshops*, Old Colony Sound Lab (USA and Canadian readers only—for address,

see order form on p. 71) or direct from our Dorchester office (private customers only*) on the order form on page 71.

* Orders other than from private customers, for instance, bookshops, schools, colleges, should be sent to

Gazelle Book Services Ltd Falcon House Queen Square Lancaster LA1 1RN England Telephone (0524) 68765; Fax (0524) 63232

† Not available until late December/early January

930121

RADIO DATA SYSTEM (RDS) DECODER WITH CLOCK/ALARM FUNCTION

This article describes a compact radio data system (RDS) decoder based on two extremely powerful, yet affordable, ICs, the Philips Components SAA6579T RDS demodulator and the Motorola MC68HC05E0 microprocessor.



By Peter Topping

24

THE Radio Data System (RDS) adds digital data capability to the VHF FM broadcasts on band III (87.5 to 108 MHz), and is in use in most of Western Europe. The specification is defined in EBU technical document number 3244 (see Ref. 1). A description of the capabilities of RDS can be found in previous *Elektor Electronics* articles (Refs. 2 and 3), but a brief recap is given here.

To transmit the data, a subcarrier is added at 57 kHz, three times the stereo pilot tone. This subcarrier is amplitude-modulated with a bi-phase coded signal. The subcarrier itself is suppressed to avoid data-modulated cross-talk in phase-locked loop stereo decoders, and to maintain compatibility with the German ARI (Autofahrer Rundfunk Information) system, which uses the same subcarrier frequency. Information is sent in groups of four 26-bit blocks. Each group of 104 bits is one of several types containing different information. It is up to the broadcaster which features are transmitted as long as the specified format is adhered to, and PI, PTY and TP are included. Each group contains a different sub-set of the RDS features. A list of all currently defined RDS features is shown in **Table 1**.

The retrieval of data is carried out by demodulation hardware which generates clock and data signals that can be used by a microprocessor. Suitable devices that can perform this function include the SAF7579T, SAA6579, TDA7330 and LA2231. The *Elektor* *Electronics* RDS demodulator board (Ref. 2) is based on the SAF7579T. The SAA6579 used in the present decoder is a similar device that integrates the filtering, and thus requires fewer external components (Ref. 4). Those of you who have already built the SAF7579T-based demodulator will be pleased to know that this unit may be linked to the present decoder via connector K_{1} .

The block diagram of the RDS decoder is shown in **Fig. 1**. The MPX (multiplex) signal needed to drive the RDS decoder is 'tapped' from the FM tuner. In most cases, it can be found straight after the FM demodulator, i.e., ahead of the stereo decoder and/or any low-pass filter(s) that may be fitted.

The microprocessor, in this case a Motorola MC68HC05E0, decodes the RDS data using the clock and data signals from the demodulator, and sends selected data to a dot-matrix module, which can be an LCD or a vacuum fluorescence type.

The decoder incorporates an alarm clock which, if permanently powered, can be used to switch on the radio supplying the RDS data at the required alarm time. This is achieved with the aid of a relay contact on connector K4. The relay contact could control the power supply of the radio, or only the audio stage. If an audio mute is used, RDS data can be updated even when the radio is 'off'. The radio is then always switched on at the right time, even when a change from summer to winter time (or vice versa) has occurred. Alternatively, the decoder can be used to simply display RDS data with its power being supplied from the radio, and manually switched on and off.

There is a second output intended

MAIN SPECIFICATIONS

- Permanent display of PS name and time or date and time (depending on mode).
- Optional display of PI code and secondary RDS features (RT, PTY, PIN, MS, DI, TA, TP, MJD and EON) on demand, including the principal frequencies of up to 11 other networks.
- Full use of CT providing auto-setting, accurate clock with automatic date and summertime adjustment.
- Implemented as an alarm clock which can control the power to the radio and/or sound an alarm.
- Sleep timer.
- TA=TP=1 (traffic announcement taking place) output.





Fig. 1. Block diagram of the RDS decoder.

to sound a beeper. This output is cancelled when any key is pressed, leaving the control output active.

RDS features supported

The present decoder supports PI, PTY, PS, RT, CT, TP, TA, MS, DI, PIN and EON. It facilitates permanent display of the 8-digit station name (PS) and time (CT) and, on request, can display program type (PTY), radiotext data (RT) and the status of the other RDS features. EON data can be displayed, but the retuning features associated with AF and EON are not supported as there is no capability to control the tuned frequency. In a car radio, EON data is used to switch the radio to a station which is broadcasting local traffic information, while AF data is used to tune the radio to the strongest signal carrying the selected device.

Program identification (PI) is a twobyte number which identifies the country, coverage area and service. It can be used by the control microprocessor, but is normally intended for display. A change in PI code causes the initialization of all RDS data as it indicates that the radio has been detuned. This decoder facilitates the display of the current PI code on request.

Program type (PTY) is a 5-bit number which indicates the type of program being broadcast. At present, 16 of these types are defined. Examples include 'no programme type', 'current affairs' and 'pop music', although the actual syntax which is displayed is determined by the software of the controlling microprocessor. In this example, PTY can be displayed on request — **Table 2** shows the display used for each PTY code.

Program Service Name (PS) is the eight character name of the station, and is permanently displayed (except in standby mode).

Radiotext (RT) constitutes a string of up to 64 characters which give additional information regarding the service or programme being transmitted. In this application, RT is displayed on request on the 16-digit dot matrix using scrolling. The data often contains extra spaces to centre the text on a 2×32 character display. As these are not appropriate for a 16-character scrolling display, the software reduces all sequences of two or more spaces to a single space.

Clock Time (CT) data is transmitted every minute on the minute, and provides a very accurate clock, traceable to national standards. The (modified Julian) date and local time variation is also transmitted. Time is permanently displayed. In standby mode (see below), the date is displayed instead of the PS name. The MJD number, which is the form in which the date is transmitted, can also be displayed. The microprocessor converts this number day-of-week, day-of-month, into month-of-year.

Alternative Frequencies (AF) would be used by a car radio to retune to the strongest signal carrying the selected service. AF data, along with TDC and INH, is not used in this application.

Traffic Announcement (TA) and Traffic program (TP) are flags. TP is set if the transmitter normally carries traffic information, and TA is set if a traffic

Feature	Information
PI	Program identification
PTY	Program type
PS	Program service name
RT	Radiotext
CT	Clock time and date
AF	Alternative frequencies
TA	Traffic announcement
TP	Traffic program
MS	Music/speech switch
DI	Decoder identification
PIN	Programme item number
EON	Enhanced other networks
TDC	Transparent data channel
INH	In-house data

Table 1. RDS features.

PTY	Display
0	no programme type
1	News
2	Current affairs
3	Information
4	Sport
5	Education
6	Drama
7	Culture
8	Science
9	Varied
10	Pop music
11	Rock music
12	Easy listening
13	Light classics
14	Serious classics
15	Other music
16-31	No programme type

Table 2. PTY types.

announcement is in progress. The combination TA=1 and TP=0 is used to indicate that EON data is being used to supply information to other networks, including traffic announcements. The status of these flags can be displayed, and the combination TA=TP=1 is brought out to microcontroller pin 68, and is used to control an LED or external hardware, which could demute the radio, or switch from cassette when a traffic announcement is taking place.

Music-Speech (MS) is a single bit indicating either music or speech, and is intended to be used to make a tone or volume adjustment to a radio's audio stage. The MS bit is displayed on request.

Decoder Information (DI) constitutes four bits indicating the type of transmission (mono, stereo, binaural, etc.). It is not essentially in use in the UK, but can be displayed as a number be-



Fig. 2. Circuit diagram of the RDS decoder.

tween 0 and 15.

Programme Item Number (PIN) is used to identify the programme currently being broadcast. The format is a 2-byte number which includes the scheduled time and date (day-ofmonth) of the start of the programme. It can be displayed as four hexadecimal digits, or fully decoded to day-ofmonth and time. Once it is fully implemented, PIN information will be able to facilitate automatic switch-on or recording of a pre-selected programme when it actually starts, even if this is not at the scheduled time.

Enhanced Other Networks (EON) replaces the older Other Network (ON) format. If type-14 groups are used to provide EON data, then type-3 groups (ON) will not be used (**Table 5** shows the currently defined group types). Type-14A groups are used to send information about other networks. The PS name and principal frequency of up to 11 other networks can be displayed on request. Type-14B groups are used

to switch to traffic announcements on other stations in a radio in which the microprocessor can control the tuned frequency.

Circuit description

Figure 2 shows the circuit diagram. An external RDS demodulator, if used, may be connected to K1, when the circuit around IC₃ is, obviously, omitted. Here, it is assumed that you use the SAA6579T from Philips Compo-nents, which is accommodated on the board. Only a handful of passive parts, including a 4.332 MHz quartz crystal, are needed to get going with the SAA6579T, of which the block diagram is shown in Fig. 3. The demodulated, but unfiltered, MPX signal is applied to the demodulator via the MUX input pin. This signal has a bandwidth of about 60 kHz, and is supplied by the FM radio. As regards the bandwidth, it is essential that the MPX signal arrives unfiltered, i.e., it must contain the 57kHz component which carries the RDS information. No filtering of any kind is

allowed on this signal, so be sure to find the right point to 'tap' in your FM radio.

A remarkable feature of the SAA6579T is that it has an on-chip eighth-order 57-kHz bandpass filter with a bandwidth of only 3 kHz. The IC automatically regenerates the 57-kHz subcarrier, and extracts the RDS data with the aid of a synchronous modulator. After some more processing, the data and clock signals that belong with the RDS signal are output via pins RDDA and RDCL respectively. The microprocessor uses these two signals to decode the actual information conveved via the radio. A thirs signal, QUAL, is used to mark good (QUAL=high) or bad (QUAL=low) reception of RDS data. The processor does not use this signal. However, a LED (D₁) lights when reception is too poor to warrant valid RDS data.

The circuit of the decoder is very simple as the MC68HC05E0 uses a non-multiplexed bus, and includes its own chip selects. The only other chip required is an 8-KByte 27C64 EPROM





Fig. 3. Internal diagram and typical external parts connection of SAA6579T (courtesy Philips Components).

	KEY								
MODE	On/Off	Sleep	Alarm	RDS					
Standby (Off)	mode normal (On)			-					
Normal (On)	mode stadby (Off)		mode alarm	RT PTY PI TA/TP PIN(h) PIN(d) MJD MS/DI					
Alarm OFF	mode stridby (OII)	mode sleep (On)	mode alarm ON						
Alarm ON	mode alarm set-up		mode alarm OFF	EON 1 : : EON 11					
Alarm SET UP	toggle hr/min	dec. hr/min		inc. hr/min					

Table 3. Key functions.

of which about 4½ K is used. The EPROM is available ready-programmed through our Readers Services (see p. 70).

In order to facilitate a choice of display technology, the decoder is capable of driving both a parallel LCD module (based on a HD44780 controller, with or without an HD44100 driver) and a serial VFD module (based on an MSC7128 driver). The displays show the same data (within the limitations of their character ROMs). Either or both modules can be connected — the choice is up to you.

LCD modules using only the HD44780 use divide-by-16 multiplexing. The software is written for this type of display, and will also work with modules incorporating the additional HD44100. Modules with both chips are capable of higher contrast, by employing divide-by-8 multiplexing. To use this capability, fit jumper JP₁ as required: position 'A' for +8 multiplexing, for which a HD44100 must be present in the LCD module; or position 'B' for 1 \pm 16 multiplexing (no HD44100 fitted).

It is also possible to connect a serially driven VFD module, which shows the same data as the LCD module. The display driver used has a different character set from the standard ASCII set used by the LCD module, and a table is used to convert ASCII data into the required characters on the VFD module. If a VFD module is connected,

	Display mode	Format
Standby (Off)	Alarm off Alarm off, no CT Alarm on	Thu 30 Apr 18:05 Mon 0 inv 0:00 0659 ALARM 18:05
Normal (On)	With RDS PS name Without RDS	BBC R4 18:05
Alarm	Alarm off Alarm on	Alarm - OFF Alarm - 6:59
Sleep		Sleep 60 min.
RDS	RT PTY PI TA & TP PIN(hex) PIN(decod) MJD MS & DI EON 1 2 3 4 5 6 7 8	BBC Radio 4 News FI code - C204 TF - 0 TA - 1 FIN no F480 30th at 18:00 MJ day - 48742 M/S M DI 15 BBC R3 92.10 BBC R.Sc 103.60 BBC Nwc1 96.00 BBC Scot 94.30 BBC Mume 92.50 BBC Twed 93.50 BBC R5 909kHz BBC Eng. 100.00
	9 10	BBC R1 99.50 BBC R2 89.90
	11	

27

Table 4. Display formats.

 R_7 should be connected to bit 7 of port C. This bit is read by the microprocessor to check that the controller in the module is ready to receive a command, and may cause the software to hang up if it is left open-circuit.

The only other components required are a crystal, the 4-key keyboard, two switches, and a few passive components. Correct operation of the clock in the absence of an RDS signal requires that a 4.000-MHz crystal be used (trimmer C_3 on pin 6 should be adjusted for accurate timekeeping).

Principle of operation

On power-up, the software initializes the display modules (the display shows '----00:00' until a valid group 4A is received) and an idle loop regularly checks the local keyboard for a key press, compares the current time with the alarm time, and performs other time-dependent functions related to the display modules and the sleep timer.

The keyboard software scans the 4key matrix for a key press every 16 ms. If the same key is pressed on three successive scans, it acts on this key function by calling the relevant subroutine. These routines also control the repeat rate of the SLEEP and RDS keys. This rate is set at 6 Hz (after an initial 750-ms delay) when the keys are used to change the alarm time, and 1 Hz for their normal function. The other keys do not repeat if held down. **Table 3** shows the various functions available in each mode.

The **On/Off key** toggles between ON and standby modes. A port pin (3, Port E) can be used to control the power to the VHF radio and/or other external hardware. It is active high (low in

RADIO DATA SYSTEM GROUP FEATURES

Groups handled

28

If a complete group has been received, the data can be processed. The PI code is checked to see if it has changed. If it has, the displays are initialized. In an application using the AF capability of RDS, more use would be made of the PI code. All RDS data, except date and time, is cleared if no valid RDS data is detected for a period of 10-seconds.

Next, PTY and TP are updated, and the group type identified. Group types 0A, 0B, 1A, 1B, 2A, 4A, 14A and 15B are handled. Table 6 shows the type of information contained in each group, and Table 7 shows the detailed structure of these groups.

Groups 0 and 15B

As AF data is not handled, there is no difference in the treatment of groups 0A and 0B. PS data is extracted and placed in RAM according to the address bits in block 2 (see Table 6). TA, DI and MS data are then read, DI is sent a single bit at a time and uses the same address bits as the PS name to determine which of the four bits is being updated. Groups of type 15B also contain all this switching information. They are used to increase the repetition rate of this data, but contain no PS or AF information.

Group 1

Group types 1A and 1B are again treated identically as they contain the same data except for the repetition of the PI code in type 1B. The PIN data is recovered and saved in RAM.

At present the decoder simply allows the display of PIN data both in its raw hexadecimal form, and fully decoded to day-of-month and time. Full use of PIN data would require continuously comparing the PIN day-of-month and time with the current day-of-month and time, and switching on external hardware (radio and/or cassette recorder) when there is a match.

Group 2A

RT data from blocks 3 and 4 is written to RAM according to the address included in block 2. There are four address bits and four ASCII encoded bytes, giving the possibility of 64 characters. If the Text A/B flag changes state, the RT area in RAM is cleared as this indicates that the message has changed. Group 2B is not handled as it is rarely if ever used.

Group 4A

Two of the more complex tasks to be performed are required by the CT calculations for group 4A. These are for the local time difference, and the conversion of the MJD number into a recognizable date.

The broadcast time is Universal Coordinated Time (UTC, effectively the same as GMT). Time differences from UTC, including summer (daylight saving) time, are sent as an offset of up to ±12 hours in half-hour increments.

The software includes 4-function 9-digit integral BCD arithmetic which is used to decode the date from the MJD number using the formulae:

Y' = int [(MJD-15078.2) / 365.25]

 $M' = int \left[(MJD-14956.1-int\{Y'\times 365.25\}) \ / \ 30.6001 \right]$

Day = MJD-14956-int(Y'×365.25)-

int(M'×30.6001)

If M'=14 or M'=15 then K=1; else K=0

 $\begin{array}{l} Year = Y' + K \\ Month = M' - 1 - 12K \end{array}$

Group 14A

This group contains EON data. A large amount of information can be sent using this group, and it can take up to two minutes for all the data to arrive after the radio has been retuned. This application saves the PI code, PS name and principal fre-

Group	Features	
All	PI, PTY, TP	
0	TA, DI, MS, PS, AF	
1	PIN	
2	RT	
3	ON (replaced by EON)	
4A	CT	
5	TDC	
6	INH	
14	EON	
15B	TA, DI, MS	

Table 5. RDS groups

quency of up to 11 networks, although more networks, each with many frequencies, and other data (e.g., PTY(ON), PIN(ON), TA(ON), etc., may be sent. Table 4 shows the format of the EON display. All the information shown in Table 4 is real data from the Black Hill transmitter in Central Scotland.

	Block 1		Block 2		Block 3		Block 4		
Group O and 158	PI code	chck A	bit(s) use 15–12 group no. 11 group type 10 TP flag 9–5 PTY code 3 M/S bit 2 D bit 1–0 PS/D) addres	chck B	AF (PI code in type 08 and 158)	chck C or C	PS name (as block 2 for 158)	chck D	
Group 1	PI code	chck A	15-12 : 0001 11 : group type 10 : TP flag 9-5 : PTY code 4-0 : not used	chck B	not used (PI code in type 1B)	chck C or C'	PIN data 15–11 day-of-month 10–6 hour 5–0 minute	chck D	
Group 2A	PI code	chck A	15-12 : 0010 11 : 0 10 : TP flag 9-5 : PTY code 4 : text A/B flag 3-0 : text address	chck B	RT 2 ASCII characters	chck C	RT 2 ASCII characters	chck D	
Group 4A	PI code	chck A	15-12: 0100 11: 0 10: TP Hag 9-5: PTY code 4-2: not used 1-0: MJD (16-15)	chck B	CT 15–1 : MJD (14–0) 0 : hour (4)	chck C	CT 15-12 hour (3-0) 11-6 minute (5-0). 5 offset sense 4-0 offset (4-0)	chck D	
Group 14A	PI code	chck A	15-12 : 1110 11 : 0 10 : TP flag 9-5 : PTY code 4 : TP (Onl flag 3-0 : usage code	chck B	EON information code: 0-3 PS 4 AF 5-9: AF (map) 10-11 not used 12-15: not imp.	chck C	Pl (On)	chck D	

Table 6. Detailed structure of RDS groups handled.



stand-by). In stand-by mode, with the alarm disabled, the time and date are displayed. If the alarm is enabled, the alarm time is displayed along with the current RDS PS-name. **Table 4** shows these display formats.

The **Alarm key** enables the current alarm status to be displayed. A second press changes the alarm armed status. When armed, the alarm time is displayed. In this mode, the On/Off key can be used to select either hours or minutes (indicated by flashing), and the Sleep and RDS keys to increase and decrease the settings. If the alarm has triggered, the first press of any key cancels it. The alarm display has one of the two alarm formats shown in **Table 4**, according to whether or not the alarm is armed. As all the keys have a special function in the alarm

ELEKTOR ELECTRONICS JANUARY 1994



Fig. 4a. PCB component side and solder side copper layouts (direct reading).

set-up mode, the only way to exit this mode is to wait for a time-out. If no keys are pressed for five seconds, the mode returns to normal.

The **Sleep key** controls the sleep timer. If the decoder is in the standby mode, the first press of SLEEP switches it on, and initializes the sleep time to 60 minutes. Subsequent presses of the SLEEP key decrease the time remaining by 5 minutes. When the sleep timer is running, this is indicated by a flashing decimal point in the right-most character of the display modules. When the sleep time has elapsed, the decoder returns to standby. In the alarm set-up mode, this key decreases the alarm time.

The **RDS key** steps through the various RDS data displays. Holding down this key steps through the displays at 1 Hz. The displays are RT (scrolling), PTY, PI, TA/TP, PIN (hex), PIN (decoded), MJD, MS/DI and EON (11 networks) as shown in **Table 4**. In the alarm set-up mode, this key increments the alarm time.

Alarm functions

The alarm time can be entered as described above. If the alarm is enabled (alarm time displayed on the first press of the ALARM key, and permanently displayed in stand-by mode) then, at the alarm time, the auxiliary control line, PE3, will go high. This can be used to control external hardware, for example, to switch on the VHF radio supplying the RDS data, via Re1. If the auxiliary line is already high (decoder fully on, or on via the sleep timer), then it stays high. The operation of the sleep timer is not affected if bit 0 of Port E (controlled by switch S_1) is high. If this I/O line is low at the alarm time, the sleep timer is actuated for an hour. This takes place whether the decoder

was previously on, off, or running the sleep timer, and has the effect of switching the auxiliary line low an hour after the alarm time, regardless of its condition prior to the alarm.

At the alarm time, the alarm output (PE2) will also be actuated (active high) as long as it is enabled by bit 1 of port E being held low (switch S_2 ; alarm enable). This output is intended to drive an alarm sounder. When this output is active, a press of any key cancels it until the next alarm. This cancellation does not affect the auxiliary output.

Construction and adjustment

The artwork of the double-sided through-plated printed circuit board designed for the RDS decoder is shown in **Fig. 4**. All components are accommodated on this board, with the exception of the switches, the two LEDs and



Fig. 4b. Component mounting plan.

COMPONENTS LIST

C16 = 100µF/16V radial C17 = 100nF SMT

Inductors:

 $L1 = 100 \mu H$

Semiconductors:

D1;D2 = LED D3;D4 = 1N4148 D5 = 1N4001 T1 = BC557 T2;T3 = BC547 IC1 = 27C64 (order code 6331; see page 70) IC2 = 7805 IC3 = SAA6579T (Philips Components)¹ IC4 = 68HC05E0FN (Motorola)

Miscellaneous:

JP1 = 3-way SIL header with jumper. K1;K3 = 10-way boxheader, angled. K2 = 14-way boxheader, angled. K4 = 2-way PCB terminal block, raster

7.5mm. K5 = 2-way PCB terminal block, raster 5.0mm. S1;S2 = on/off switch. X1 = 4.000MHz crystal. X2 = 4.332MHz crystal 1. Re1 = PCB mount relay, coil voltage 12V, e.g., Siemens V23127-A2-A101. Bz1 = 12V buzzer. 1 off 68-way PLCC socket. 4 off Digitast press-key 1. 1 off LCD module, 1x16 (LM015A) or 2x16 (LM016A) 1 or 1 off VFD module. 1 off Telet case type LC850 (60x200x132mm). 1 off printed circuit board and programmed EPROM; set order code 930121, see page 70). ¹ C-I Electronics, P.O. Box 22089, 6360

¹ C-I Electronics, P.O. Box 22089, 6360 AB, Nuth, Holland. Fax +31 45 241877.

the display (LCD or VFD).

 $C15 = 10\mu F/16V$ radial

Start the construction by fitting the SAA6579T, which is an SMT (surface mount technology) component. This job requires a low-power soldering iron with a fine tip. Make sure of the orientation, because the IC is very difficult to remove once all pins are soldered. Some desoldering braid should be kept handy in case adjacent pins are accidentally connected by excess solder. Next, mount all passive components, such as resistors, capacitors, the relay and the connectors. Fit IC sockets in positions IC1 and IC4. Do not forget the SMT capacitor, C17, which is fitted at the solder side of the board, underneath IC.

Before you proceed with the rest of the construction, have a good look at the HF section of the circuit. To make sure that the operation of the sensitive HF circuit is not upset by digital signals emanating from the microprocessor section, the RDS demodulator (IC3 and associated components) is completely screened. The screen is made from 1.5 to 2 cm wide thin metal sheet. which is bent into shape and then soldered onto the PCB, after the HF parts have been fitted. The screen is soldered to six solder pins, at a height of about 0.5 mm above the board surface. The shape of the screen is indicated by the dashed lines on the component mounting plan.

Although it makes more sense to mount them behind the front panel of the RDS decoder case, LEDs D1 and D2 may also be soldered onto the printed circuit board for testing purposes. The four press-keys, ON/OFF, Alarm, RDS(+) and Sleep(-) are mounted on a small piece of veroboard or stripboard, which is secured to the inside of the enclosure front panel with the keys protruding at the front side. Alternatively, the switches may be glued into suitably drilled holes in the front panel. As shown by the circuit diagram, the wiring of the switches is extremely simple.

If an LCD display is used, this must be connected to K_2 . When the LM015

30

Resistors:

R1;R5;R6 = 10kΩ R2;R8 = 470Ω R3;R7;R9;R10 = 100kΩ R4 = 10MΩ R11;R13 = 4kΩ7 R12 = 10Ω R14 = 220Ω/350V (e.g.; MRS25) R15 = 2kΩ2 P1 = 10kΩ preset H

Capacitors:

C1 = $1\mu F/16V$ radial C2;C7 = 47pFC3 = 50pF trimmer C4 = 100nF/400VC5;C12;C13;C14 = 100nFC6 = $22\mu F/16V$ radial C8 = 82pFC9 = 330pFC10 = 560pFC11 = $2\mu F2/16V$ radial or LM016 is used, the link is simple because it is 'straight through' for all 14 connections (pin 1 to pin 1, etc.). Next, set jumper JP_1 as required (see above).

Figure 2 also shows how to connect a VF display. Note that this requires a separate supply to furnish the filament voltage and the high voltage.

A suggested front panel layout for the RDS decoder is given in **Fig. 5**. Having checked the construction and fitted the board into the case, all that remains to be done is adjust preset P_1 and trimmer C_3 .

After applying power (use a

12V/150mA mains adaptor), the LCD display will show a text, which may be a bit difficult to read owing to poor contrast. Adjust preset P_1 for optimum contrast. This adjustment is not necessary if a VF display is used.

In most cases, trimmer capacitor C_3 can be set to the centre of its travel. Adjustment is only required if the clock is not accurate when no RDS signal has been received for a relatively long period. In this way, the clock deviation may eventually be eliminated.

Once the MPX signal is connected to the decoder input, the RDS information will appear on the display. That is, if your radio is tuned a station transmitting RDS, which is indicated by LED D_1 going out.

References:

1. EBU technical document 3244: Specifications of the Radio Data System, RDS, for VHF/FM Sound Broadcasting.

2. Radio Data System (RDS) demodulator. *Elektor Electronics* May 1989.

3. Radio Data System (RDS) decoder. *Elektor Electronics* February 1991.

4. RDS demodulator with integrated filter. *Elektor Electronics* October 1992.



Fig. 5. Suggested front and rear panel layouts (shown at 78% of true size).

930121-F

groupi

DIGITAL DIAL

There is a vast number of communication receivers around that have an analogue (needle and dial) tuning scale. Although the RF performance of many ex-army and other surplus receivers (whether valve, transistor, or 'hybrid') is quite acceptable for radio amateur use, their tuning scales and mechanically operated dials are really old fashioned these days, and in for 'digital' revision.



From a basic design by David McBright

LTHOUGH their number seems to Achave decreased considerably since the nineteen seventies, ex-army communication receivers from the Second World War and the Cold War years are still to be found in electronic surplus stores, and at radio amateur rallies. An example of a very popular surplus receiver is the BC348, which was once used in the B17 'flying fortress' bomber. Only a few modifications are required to make this receiver suitable for radio amateur use, in particular, for reception of SSB (single-sideband) and narrow-band FM (frequency modulation). Since the short-wave bands covered by receivers like the BC348 are pretty crowded these days, there is a clear need of an improved (digital) frequency readout. This allows you to tune the receiver as accurately as possible, 'dredging' the station you want to hear from the noise and interference caused by other, stronger, stations.

A serious problem with older receivers is the wide variety of first and second intermediate frequencies (IFs) used. This means that the digital dial we are about to describe must be designed such that it can be used with many different local oscillator (LO) frequencies and output levels.

The circuit proposed here has everything to meet the above requirements, and more: low power consumption, a crystal-controlled timebase, and an IF offset which can be programmed to any value between 0 and 1.6 MHz in steps of 1 kHz. The offset frequency may be subtracted from the LO frequency, or added to the LO frequency, depending on whether the LO frequency is above ('LO-high') or below ('LO-low') the frequency of the received signal.

The digital dial has a frequency range of up to 39.999 MHz at a resolution of 1 KHz. The display refresh rate is 4 Hz.

The circuit

The circuit diagram of the digital dial is given in Fig. 1. The circuit is based on inexpensive and commonly available components only. To make sure that the tuning frequency can be read under all circumstances, a bright orange 4½-digit LED display is used. Circuit IC10, an ICM7217AIPI from Intersil (Harris Semiconductors), controls four display segments. The most significant display segment is driven by IC_7 , a 4543. In this configuration, the highest counter state is 39,999. which is composed as follows: 0 (blanked), 1, 2 or 3 via LD1 and IC7, and 0000 to 9999 via the displays driven by IC10. The five digits form a separate unit, together with IC_7 , IC_{10} and connector K₃, to allow the display to be mounted in the best visible position when it is fitted into the receiver.

The performance of the circuit is determined to a large extent by the sensitivity and the frequency range of the input amplifier. Here, the input amplifier consists of three low-cost transistors type BSX20. These fast switching transistors can be used without problems in the frequency range of the present circuit because their cut-off frequency is specified at 500 MHz. An alternative to the BSX20 is the Zetex E-line ZTX313. The input amplifier has a relatively high input impedance, so that it has virtually no effect if a characteristic impedance of 75 Ω is used to couple the LO signal to the digital dial. The highest input level that may be applied without the transistors going into saturation is about 4 Vpp. In principle, it is possible to increase the sensitivity of the input amplifier, so that signals with a level smaller than 100 mV_{pp} or even lower can be measured. Unfortunately, increasing the sensitivity will result in a narrower input bandwidth.

According to the datasheets, the HCMOS digital circuits used here operate at the highest possible speed at a supply voltage of about 6 V. For HCT ICs, this specification is about 5.5 V. Hence, the supply voltage in the present circuit is raised a little above the usual 5 V, to 5.6 V. Arguably, this is a reasonable compromise between a long IC life expectancy and high speed. As a matter of interest, both HC and HCT ICs are beginning to have a hard time at supply voltages above 7 V.

The timebase

The central part in the timebase is an inexpensive, yet highly accurate,

RADIO AND TELEVISION

32.768 kHz digital watch crystal, X_1 . The oscillator signal generated with the aid of this crystal is scaled down by a 4060 to give the required clock signals. Dividing 32.768 kHz by 2^{13} yields a signal with a frequency of 4 Hz. The half period time of this signal is 125 ms, which can be found on pin 2 (Q12), and is used to enable the counter. The second half of the period time, when the signal is low, ensures that the result of the counter operation is stored in the display.

It is readily seen that dividing the input signal by 125, and using a timebase gate of 125 ms, yields the input frequency in kilohertz (kHz). In this timing arrangement, the counter state is updated four times a second, which is ample for the present application.

Apart from the 4 Hz gate signal, IC9 also supplies 8-Hz and 16-Hz signals. The 4-Hz and 8-Hz signals are combined in gate IC_2 , which consequently supplies a short pulse (62.5 ms) with a repeat rate of 4 Hz. A differentiating network, C15-R1, turns this signal into a needle-shaped pulse (LD) which is used to latch the information into IC7. The short 4-Hz signal is also used to generate a store pulse for IC10. This is achieved with the aid of a buffer, IC_3 , and a second differentiating network, R₂-C₁₆. Gate IC_{8d} combines the 16-Hz signal with the output signal of IC2c to give an even shorter pulse (31.25 ms) with a frequency of 4 Hz. This signal is used to reset IC5, IC6 and IC7 four times a second. IC₄ is reset directly by IC_{2c}

The display circuit is contained in the dashed box in the circuit diagram. IC7 drives the first of the four display digits, which shows 1, 2, 3 or nothing. The zero that would normally appear when IC₇ receives a 0 is ingeniously suppressed by a purposely incorrect segment connection order. The number that appears on the display is determined by drive lines L1 and L2. The logic levels on these lines are, in turn, determined by the number of carry/borrow (C/B) pulses generated by integrated counter IC₁₀. These pulses also arrive at IC5 via counter IC6. Both binary scalers supply their output signal to IC7. Next, the arrival of the LD pulse causes the bit combination to be stored into IC7, and the desired segments of LD₁, a HD1107O, to light.

Most of the counting work is done by IC_{10} , a complex integrated counter Type ICM7217 from Intersil (Harris Semiconductor). This IC is capable of counting from 0000 to 9999. The C/B output of the ICM7217 signals an overflow in the counter. The store pulse applied to pin 9 determines when the counter state is transferred to the display. The multiplexing of the



Fig. 1. Circuit diagram of the multi-purpose digital dial for communication receivers.

four segments is also done by the electronics contained in the ICM7217. A reset pulse at pin 14 clears the input of the counters, and resets the display to zero. Unfortunately, IC₇ can not be reset to zero with the aid of a reset pulse, so that a different way of doing this has to be devised. The contents of IC₇ are cleared by supplying the IC with an LD pulse, after the counters to which it is connected are reset. Consequently, a value of nought is stored in the driver, and the LED display goes dark again.

Three dual decade counters Type 74HCT390 are used to divide the RF signal, and implement the offset compensation. The counters may be divided into two sections which divide by 2 and 5 respectively. Further, they share a reset input.

As already mentioned, a total scale factor of 125 is required. This is fairly simple to achieve by cascading three divide-by-five scalers. The LO-high and LO-low correction is realized by varying the gate time. When LO-high use is required, the gate time is lengthened with an extra measurement period which is deduced from the desired offset. Similarly, the gate time is shortened when LO-low use is in order. Switch S₁ is used to select between LO-low and LO-high. The gate time can vary by ± 62.5 kHz. On the display, this means that a margin of 0000 kHz to

ELEKTOR ELECTRONICS JANUARY 1994

counter, which form a (BCD) decade counter when cascaded. The two counters are linked by connecting output Qa (pin 3 or 13) of the divide-by-two section to the clock input (pin 4 or 12) of the divide-by-five counter.

The input signal reaches the input of the divide-by-five counter in IC4a via inverter IC_{3f}. This counter is connected in series with, successively, the divideby-five counters in IC5a and IC6a. This gives a total scale factor of 125. Depending on the two control signals at the other inputs of IC_{2b}, the output signal is fed to the integrated counter/display driver, IC10. This signal is also fed to the offset counter via IC2a. The offset counter consists of three series connected BCD counters, IC_{4b}, IC_{5b} and IC_{6b}. To realize an extra digit, these counters are followed by the divide-by-two section in IC4a. In this setup, the 13 outputs of the offset counter allow any desired IF frequency (offset) to be set in steps of 1 kHz.

The output of NAND gate IC_1 goes low as soon as the desired offset is reached. This means that pin 13 of IC_{2a} is first high, and that the passing or blocking of the clock pulses depends on the level at pin 2 of this gate only. The offset counter is disabled as soon as the programmed offset value is reached.

LO-low use (LO frequency below that of the received signal) is selected by closing switch S_1 . The output of IC_{8c} is then always high, while IC_{8b} controls the flow or interruption of clock pulses to IC_{10} . The output of IC_{8b} is high as long as the offset counter has not reached its end value. However, the offset counter is disabled via IC_{8a} , and not enabled again until pin 2 of IC_9 goes logic high. Consequently, IC_{10} continues to receive pulses after the measurement cycle. The result is that the offset is added to the measurement value.

When switch S_1 is opened, the digital dial is programmed for LO frequencies above those of the received RF signals. The opened switch causes the pulses for IC₁₀ to be blocked by IC_{8c} at the start of a measurement cycle. During this time, the offset counter is enabled. This counter stops as soon as the programmed offset value is reached, whereupon clock pulses are fed to IC₁₀. Effectively, the offset value is subtracted from the measured value.

The binary counters in IC_{5a} and IC_{6a} are used to drive display LD_1 . This fairly unusual approach allows the leading zero to be suppressed. The leading zero suppression on IC_{10} is switched off since there is no connection with the highest digit of the display.



1,999 kHz is available to compensate the frequency offset of the local oscillator.

The counting operation

Since four measurements are taken every second, a period of 250 ms is available for each complete measurement cycle. The first half period (125 ms) is reserved for counting, while the second half period is available for updating the display. As already mentioned, the input signal needs to be divided by 125 to obtain the correct measured value in kHz within the gate time of 125 ms.

Further, the counter has to take

care of the IF offset. This is achieved by adding or subtracting a certain number of pulses to or from the measured value. The counter circuit consists of IC_4 , IC_5 and IC_6 . These ICs are connected in a fairly complex way because they have two functions. Consequently, the operation of the counter may not be obvious straight away.

The Type 74HC390 IC (of which there are three in the counter circuit) consists of two identical blocks which will be designated IC_{xA} and IC_{xB} for the sake of convenience. One block uses the high pin numbers, the other, the low pin numbers. Each block consists of a divide-by-two and a divide-by-five



Fig. 2. Copper track layouts (direct reading) and component mounting plan of the double-sided PCB designed for the digital dial.

COMPONENTS LIST

Resistors:
R1;R2;R3;R6 = $10k\Omega$
R4 = 100Ω
R5 = 10Ω
$R7 = 8k\Omega 2$
R8;R10 = 220Ω
R9 = 56Ω
R11 = 390Ω
$R12 = 4k\Omega7$
$R13 = 5k\Omega6$
R14 = 6kΩ8
$R15 = 1k\Omega$
R16 = 680Ω
$R17 = 10M\Omega$
R18 = 8-way SIL array 10kΩ
R19;R20;R21 = 330Ω

Capacitors:

 $\begin{array}{l} C1;C2;C3;C5-C11;C14;C15;C17 = 100nF\\ C4 = 220pF\\ C12 = 330nF\\ C13 = 65pF trimmer\\ C16 = 1nF\\ C18 = 100\mu F/25V radial\\ C19 = 100\mu F/16V radial\\ C20 = 100pF \end{array}$

Inductor:

 $L1 = 1\mu H$

Semiconductors:

D1;D2 = 1N4148 T1;T2;T3 = BSX20 IC1 = 74HC30 IC2 = 74HC11 IC3 = 74HC14 IC4;IC5;IC6 = 74HCT390 IC7 = 4543 IC8 = 74HC132 IC9 = 4060 IC10 = ICM7217AIPI IC11 = 7805 LD1-LD5 = HD11070

Miscellaneous:

K1 = 13-way pinheader.
K2 = 8-way pinheader.
K3/K4 = 10-way pinheader.
S1 = on/off switch.
X1 = 32.768kHz crystal.
Printed circuit board 920161 (see page 70).

Construction

The digital dial is best built on the printed circuit board shown in **Fig. 2**. In view of the complexity of the track layout, and the high track density, we do not recommend etching this board yourself.

Separate the main board from the display section before you start fitting components. The display is a separate unit to enable it to be fitted at the most convenient position in the receiver, or



Fig. 3. Examples showing how to program the IF offset compensation.

at right angles on to the main board.

The use of IC sockets is recommended only to those of you who feel not so certain about their soldering skills. Although the circuit operates at fairly high frequencies, the construction is not critical. The passive parts are fitted first, then the active parts.

The resistors next to LD_1 are fitted upright to keep the display section as compact as possible. Make sure that the resistors do not protrude above the displays. If they do, the completed display board can not be fitted properly behind the front panel of the receiver. If the resistors are too large, either fit them at the track side of the board, or fit IC sockets for the displays.

Connector K_3 is fitted at the track side of the display board. K_1 and K_2 are two single-row pin headers. Alternatively, use small PCB solder terminals.

Once all components are accommodated on the boards, and the boards have been interconnected, the oscillator around X1 may be adjusted, and the receiver IF offset programmed. The examples in Fig. 3 provide information on programming the offset compensation. Obviously, you have to know the receiver's IF offset to be able to do the programming. In most cases, this is easy to find out from the documentation, or by looking for the print on the IF filter contained in the receiver. If you are still unable to ascertain the IF. simply tune to a station with a known frequency, and measure the local oscillator frequency. This will also tell you if the LO frequency is above or below the input signal frequency.

All that remains to be done at this point is fit the wire links between K_1 and K_2 . The setting for a number of

commonly used IFs is already given. The wiring example is based on the assumption that the IF frequency is 475 kHz. If you are faced with an unusual IF, you have to 'assemble' the four digits yourself. Look at the 475 kHz example; the last digit (LSD) is composed of 4+1, the second digit of 4+2+1, and the third of 4 only. A fourth digit is not necessary because it is 0. Hence, the 1 is not used. Having fitted the appropriate wires, you need to set S1 for LO-low or LO-high. This selection should also be based on technical information you have available on the communications receiver, or on a measurement as mentioned above. Obviously, if the digital dial is always used in the same receiver, switch S_1 may be omitted or replaced by a wire link.

The finishing touch is, of course, fitting the digital dial into the communications receiver. Alternatively, some of you may wish to build the dial as a self-contained unit, i.e., in a separate enclosure. If this is done, the circuit is best powered by a mains adaptor with an output voltage of 8-15 V, and a current rating of 250 mA. The input of the circuit is connected to the local oscillator via a short length of coax cable. Some experimenting may be required to locate a 'tapping' point that does not cause oscillator detuning. If possible, go for light inductive coupling, since that is electrically safer than capacitive coupling (however light) in valve receivers.

Switch on the receiver, and tune to a known station. If necessary, correct the frequency readout on the digital dial by carefully adjusting trimmer C_1 . From then on, the digital dial is ready for use.

CORRECTIONS

DIGITAL DIAL (January 1994) An attentive reader has drawn our attention to the fact that the digital dial can not be used in conjunction with the receiver illustrated (a Yaesu Type FRG-7) since the IF of that receiver is much too high for the dial. Sorry for that oversight! [Editor]

FIGURING IT OUT PART 12 – BUILDING MODELS

By Owen Bishop

This series is intended to help you with the quantitative aspects of electronic design: predicting currents, voltage, waveforms, and other aspects of the behaviour of circuits. Our aim is to provide more than just a collection of rule-of-thumb formulas. We will explain the underlying electronic theory and, whenever appropriate, render some insights into the mathematics involved.

Figure 103 shows a very simple circuit. The capacitor is previously charged to 9 V by an external source. The source is removed, current *i* flows through the resistor, and the pd across the capacitor gradually falls. We are asked to calculate how long it takes for the current to fall to 100 μ A.



Fig. 103

One way to answer this question is to set up the circuit, including a microammeter to measure *i*, and measure the time with a stop-watch. Timing is not the difficulty; discharging takes several tens of seconds. The problem is to find a capacitor of exactly $470 \,\mu$ F. We are driven to another way of answering the question – writing an equation which behaves in exactly the same way as the theoretical circuit. Such an equation is a **model** of the circuit.

Modelling

It is easy to find the current at the instant the external source is removed. At that instant, we have a pd of 9 V across a 22 k Ω resistor and

$$i = 9/22 \times 10^3 = 409 \,\mu\text{A}.$$

But, as soon as that current starts to flow, the charge on the ca-

pacitor is reduced, causing the pd across it to be reduced, too. The effect of this is that the current is reduced. It decreases from 490 µA, falling eventually to zero (at least, in practical terms: theoretically, it never reaches zero). This circuit is one in which key quantities are changing in time. This is the reason for using the lower-case symbols *i* and *u*; they are to indicate quantities that vary in time. By contrast, quantities such as C and R are constant and are represented by capital letters.

The first step of building a model of the circuit is to write equations to express all the relationships we know. For this circuit, we know that

$$q = uC$$
 [Eq. 79

where *q* is the charge on the capacitor **at any instant**. We also know that

$$u = iR$$
 (Ohm's law)[Eq. 80]

and

$$i = dq/dt$$
 [Eq.81

1

The symbol dq/dt needs some explanation. A symbol of this form is know as a **derivative**, more particularly, a **first derivative** (see **Box 1**). In this case, dq/dt is the **rate of change** of the charge on the capacitor in coulombs (C) per second (s). By definition, the ampere is a flow of charge of 1 coulomb per second ($1 C s^{-1}$) and Eq. 81 expresses the loss of charge from the capacitor in these terms.

Having jotted down the relevant equations, the next step is to relate q and dq/dt in a single equation. Combining Eq. 79 and 80 gives:

$$q = uC = iRC \qquad [Eq. 82]$$

Combining Eq. 81 and 82:

 $q = iRC = dq/dt \times RC$

 $\therefore dq/dt = -q/RC$ [Eq. 83]

Equation 83 is a model of the circuit, relating the instantaneous current (represented by dq/dt) to the instantaneous charge, with *R* and *C* as constants. The

Derivatives

Given that y is a function of x(for example, y = 4 + 3x), the symbol dy/dx stands for the first derivative of y with respect to x. It is the rate of change of y with respect to x. If we think of a graph in which y is plotted against x, dy/dx is the gradient of the graph at any point. Finding the derivative (sometimes called the differential) of a function is known as differentiation. There are a number of simple rules for finding derivatives, some of which were given in Part 5. When a function has been differentiated, the first derivative is a new function, which can also be differentiated. This gives

is a new function, which can also be differentiated. This gives the **second derivative**, symbol d^2y/dx^2 . We can go on and differentiate this again to obtain the **third derivative**, d^3y/dx^3 , and so on.

Differential equations may contain first, second, third or higher derivatives. The **order** of a differential equation is that of the highest differential present. Equation 83 is a **first-order** equation. Next month we shall look at some second-order equations.

Box 1

negative sign indicates that the charge is decreasing with time. Readers will recognize the divisor RC as the **time constant** (τ) of the circuit.

Because it contains a derivative or differential, Eq. 83 is know as a **differential equation**. The differential terms in such an equation express rates of change, so such equations are widely used a models for dynamic systems. They are ideal for modelling elec-

Solving the growth/decay equation

Equation 83 is a typical example of the decay equation. It specifies the rate at which the charge diminishes or decays. With a positive coefficient on the right of the equation, it specifies growth.

Given a differential equation, it may be possible to write it in the form

$$dy/dx = ky.$$

Note that the right-hand side consists of only a single term in y (no x, no y^2 , and so on). Also, k must be a constant, but may be positive (growth) or negative (decay). In Eq. 83, k = -1/RC. The solution of such an equation is:

$$y = Ae^{kx}$$
,

where A is an arbitrary constant. The value of A may be calculated if a set of border conditions is specified (see main text).

ELEKTOR ELECTRONICS JANUARY 1994

Box 2





tronic circuits, and we shall use them to build several models, this month and next.

Solving the equation

The next step is to solve the differential equation. We need to be able to find the value of q at any given time t. Having found q, we can easily find what *u* and *i* are at that time. There is no space to go into the steps of solving Eq. 83, but applying the rules quoted in Box 2 gives us the solution:

$$q = Ae^{-t/RC}$$
 [Eq. 84

For such a simple circuit, this appears to be rather a complicated solution but, when looked at analvtically, it makes sense. We will defer the original task of finding the current until we have examined in more detail the way in which q varies with t. At present, we have what is called the general solution to Eq. 83. We need to find the particular so-





lution which relates to the values and conditions of our circuit.

The key symbol in Eq. 84 is e, the exponential constant. This has a negative index, showing that q is decreasing with time. The index is proportional to t, but has R and C as divisors to take into account the effects of substituting different capacitors and resistors in the circuit. With the values given in Fig. 103:

$$q = Ae^{-0.0967t}$$
 [Eq. 85]

The quantity A, known as the arbitrary constant, is the next to be determined. This constant is there because the technique for solving Eq. 83 produces an infinitely large number of general solutions, depending on the the value we allot to A. Figure 104 shows just 10 of the possibilities. Which one of these represents the circuit in our problem?

Border conditions

If the values R and C were all that were known, we could not find A. Any of the curves in Fig. 104, or any of many others not drawn there, fits the differential equation. But we also know that the capacitor is charged to 9 V when t = 0. These two values specify the border conditions. When t = 0, $C = 470 \mu F$ and u = 9 V, by substitution in Eq. 79:

 $q = uC = 9 \times 470 \times 10^{-6}$

= 4.23×10⁻³ C Substituting $q = 4.23 \times 10^{-3}$ C and t = 0 in Eq. 84, the index of e becomes zero:

$$4.23 \times 10^{-3} = Ae^0 = A.$$

put in Eq. 84:

$$q = 4.23 e^{-0.0967t} \times 10^{-3}$$

[Eq. 86] This is a particular solution of Eq. 83. Its graph is the curve drawn as a heavy line in Fig. 104, and shows how the charge on the capacitor falls with time at an ever-decreasing rate.

Knowing the instantaneous value of q at any time, we can calculate u and i at the same instant. From Eq. 79 and 80:

$$i = u/R = a/RC$$
.

$$i = (4.23e^{-0.096/l} \times 10^{-5})/RC$$

$$= (4.23 \mathrm{e}^{-0.0967 t} \times 10^{-3}) / 10.34$$

 $= 409.1e^{-0.0967} \times 10^{-6}.$ ÷.,

We could plot a curve for i against t, and this would have a similar form to the curve for Fig. 86. In this problem, we want to know t when $i = 100 \,\mu$ A. Substituting $i = 100 \times 10^{-6} = 10^{-4}$:

$$0.2444 = e^{-0.0967t}$$
.

Taking natural logarithms:

 $\ln 0.2444 = -0.0967t$

$$-1.4088 = -0.0967t$$

 $\therefore t = 14.57,$

that is, the current falls to 100 µA after 14.57 s.

Falling pd

Consider the same circuit but with $C = 220 \,\mu\text{F}$ and $R = 100 \,\text{k}\Omega$. The capacitor is charged, then allowed to discharge for 10 s, after which time the pd across it is 2 V. Find the initial pd and the pd after 15 s.

The differential equation is Eq. 83, and the general solution is Eq. 84 as above. The border conditions are that u = 2 V when $t = 2 \, s.$

When u = 2, $uC = 2 \times 220 \times 10^{-6}$ = 440×10⁻⁶. In Eq. 84, the index of e is -10/RC = -0.4545. Substituting in Eq. 84:

: $A = (440 \times 10^{-6})/0.6348$ $= 6.931 \times 10^{-4}.$

 $440 \times 10^{-6} = Ae^{-0.4545}$

 $= A \times 0.6348,$

We now have a value for A to Having used the border conditions to find the arbitrary constant A, find the initial charge by putting t = 0 in Eq. 84:

$$q = A = 6.931 \times 10^{-4}$$
.

This gives the initial pd:

$$= q / C$$

U

$$= (6.931 \times 10^{-4})/(220 \times 10^{-6})$$

= 3.15 V.

The pd after 15 s is found in a similar way. The index of e is -15/RC = -0.6818.

$$q = 6.931 \times 10^{-4} \times e^{-0.6818}$$
$$= 3.505 \times 10^{-4}.$$
$$u = (3.505 \times 10^{-4})/(220 \times 10^{-6})$$

= 1.59 V.

First-order equations

A first-order differential equation has the form:

$$\frac{\mathrm{d}y}{\mathrm{d}x} + f(x)y = g(x).$$

Both f(x) and g(x) are functions of x, but one or both may be constants or zero, thus simplifying the equation.

An equation such as this is needed for modelling the circuit of Fig. 105. Here the capacitor is being charged through a resistor by a variable pd, u. As before, we write down relevant equations:

$$u_R = Ri = R \cdot dq / dt;$$

$$u_C = q/C.$$

We can relate these by making use of the fact that, at any instant, KVL applies:

$$u = u_R + u_C$$

$$u = R \cdot dq / dt + q / C.$$

Rearranging terms and dividing by R to give dq/dt unity as its coefficient:

 $\mathrm{d}q/\mathrm{d}t + q/RC = u/R.$ [Eq. 87] This is the first-order equation

$$i = u/R = q/RC$$
.

From Eq. 86:

$$i = (4.23e^{-0.0307} \times 10^{-0})/RC$$

that models the circuit.

The equation may be solved by the routine summarized in **Box 3**. This involves calculating a quantity known as the **integration factor**, the purpose of which is to produce an equation that is easy to simplify later. The routine requires integration: some of the procedures for this were outlined in Part 5.

We identify the function f(t) as the constant 1/RC and g(t) as u/R.

 $F(t) = \int 1/RC \, dt = t/RC$. The integration factor is $e^{t/RC}$.

$$G(t) = \int (u/R) \, \mathrm{e}^{t/RC}$$

If we assume that u is a constant, the integration is simpler. We will now refer to it as U.

$$G(t) = RC \left[(U/R) e^{t/RC} \right]$$
$$= CU e^{t/RC}$$

The solution is:

$$q = -e^{-t/RC} \cdot CUe^{t/RC} + Ae^{-t/RC}$$

In the first term on the right, the indices of e total zero, and $e^0 = 1$:

$$q = CU + Ae^{-t/RC}$$
 [Eq. 88]

This is the general solution. If the capacitor has zero charge when t = 0, we have a border condition:

0 = CU + A,

 \therefore A = -CU.

Equation 88 becomes:

 $q = CU (1 - e^{-t/RC})$ [Eq. 89]



This is the particular solution, assuming that the source is switched on at t = 0 and holds a constant value U. Figure 106 shows the curve for this equation if U = 6. The charge on the capacitor rises rapidly at first, but at a gradually decreasing rate until it almost, but never quite, reaches CU.

Charging times

A related equation is obtained by dividing Eq. 89 throughout by C. The pd across the capacitor is q/C, which we will refer to as u_C . Then, dividing:

$$u_C = U(1 - e^{-t/RC})$$

:. $u_C/U = 1 - e^{-t/RC}$. [Eq. 90]

Equation 90 can be used to determine the time to reach any given pd u_C expressed as a fraction of the applied pd U. In the standard 555 timer circuit, the monostable period is the time taken for the pd across the capacitor to rise from U/3 to 2U/3, where U is the supply voltage.

$$u_C/U = 1/3 \text{ at } t_1$$

 $1/3 = 1 - e^{-t_1/RC}$

$$-2/3 = -e^{-t} l^{/RC}$$
.

Negating and taking logarithms:

$$\ln(2/3) = -t_1/RC$$

 $t_{-} = 0.4055 PC$

 $1/3 = -e^{-t_0/RC};$

$$u_C/U = 2/3$$
; at t_2 :
 $2/3 = 1 - e^{-t_0/RC}$;

n The monostable period is t_2-t_1 = (1.0986-0.4055)RC = 0.6931RC. t This is the period quoted in the

 $\ln(1/3) = -t_2/RC;$

 $t_2 = 1.0986RC.$

data sheet for this timer.

Inductors

The derivative which models the action of an inductor is:

$$u = L \cdot di/dt$$
.

The induced e.m.f., u, is proportional to the inductance L and the rate of change of current, i. For the circuit of **Fig. 107**, the equations are:

$$u_R = Ri;$$

$$u_L = L \cdot di/dt$$
.

By KVL:

$$u = u_R + u_L = Ri + L \cdot di/dt.$$

Rearranging terms and dividing throughout by L gives the differential equation:

$$\mathrm{d}i/\mathrm{d}t + (R/L)i = u/L.$$

Applying the rules for solving first-order equations, we have:

$$f(t) = R/L;$$

$$\therefore F(t) = Rt/L.$$

Integrating factor is $e^{Rt/L}$.

$$g(t) = u/L;$$

 $\therefore G(t) = \int (u/L) e^{Rt/L} dt.$

We make simplifying assump-

Solving first-order equations Given an equation in the form dy/dx + f(x) + g(x).

- 1. Integrate $\int f(x) dx$ and call it F(x).
- 2. The integrating factor is $e^{F(x)}$.
- 3. Integrate $\int g(x) e^{F(x)} dx$ and call it G(x).
- 4. The solution is: $y = e^{-F(x)} G(x) + Ae^{-F(x)}$.

Note the negative indices at stage 4. A is the arbitrary constant; find it by using boundary conditions.

FIGURING IT OUT - PART 12





tions in a moment. Here is the solution at this stage:

$$i = e^{-Rt/L} \int (u/L) e^{Rt/L} dt + Ae^{-Rt/L},$$

Note that the index of e is sometimes + and sometimes -. If u is a function of t, for example, u is an alternating pd with a function such as $u = 2\sin \omega t$, we integrate the first expression on the right, and obtain a particular solution. Here we assume that u is constant and call it U. Integrating the term gives:

$$\begin{aligned} \mathrm{e}^{-Rt/L} \left(U/L \right) \cdot \mathrm{e}^{Rt/L} \left(L/R \right) \\ &= u/R. \end{aligned}$$

Now the solution is simplified to:

 $i = U/R + Ae^{-Rt/L}$. [Eq. 91]

For the particular solution, take the case in which the pd is 10 V up to the time t = 0. The current is steady (di/dt = 0), being determined only by the pd and the resistor:

 $i = 10/(220 \times 10^3) = 45.45 \times 10^{-6}.$

Substituting in Eq. 91:

Integration

Integrating a constant, 1/RC: Table 1, Part 2, states that the integral of $t^n = t^{n+1}/(n+1)$, provided that $n \neq -1$. Since t does not appear in the expression being integrated, n = 0. The integral of t^0 is t. Multiplied by the constant 1/RC, the integral of 1/RC is t/RC.

Integrating $e^{t/RC}$: Table 1 in Part 2 states that the integral of e^{at} is e^{at}/a . Here, a = 1/RC. The integral is

 $(\mathrm{e}^{t/RC})/(1/RC) = RC\mathrm{e}^{t/RC}.$

ELEKTOR ELECTRONICS JANUARY 1994

A =
$$45.45 \times 10^{-6} - U/R$$
.

Putting this value of A into Eq. 91, we have the particular solution:

$$i = U/R + (45.45 \times 10^{-6} - U/R) e^{-Rt/L}$$
 [Eq. 92]

When t = 0, the applied pd is 10 V and we have a constant current of 45.45 μ A flowing through the circuit. The voltage source is suddenly reduced to 0 V. To find what happens, insert U = 0 in Eq. 92:

$$i = 0/R + (45.45 \times 10^{-6} - 0/R) e^{-Rt/L};$$

:.
$$i = 45.45 \times 10^{-6} \times e^{-Rt/L}$$
. [Eq. 93]

Figure 108 is the graph of this. It shows the current gradually dying away at a rate depending on the inductance and resistance.

We can also investigate what occurs if the voltage is reduced not to zero, but to a lower voltage, say, 5 V:

 $i = 5/R + (45.45 \times 10^{-6} - 5/R) \times e^{-Rt/L}$

Or we can model a suddenly increased voltage to, say, 22 V:

 $i = 22/R + (45.45 \times 10^{-6} - 22/R) \times e^{-Rt/L}$

Figure 109 shows the graphs, which clearly reflect the action of an inductor in resisting changes in the flow of current through it. We could also modify Eq. 93 by changing the value of L and seeing what effect this has on the extent and timing of current changes.

Once a model has been built

mathematically, it is easy to insert new values and determine its behaviour. This is much easier than building a circuit, then replacing resistors, capacitors or inductors. Differential equations are a powerful way of 'figuring it out'.

Next month we shall model more complicated circuits with second-order equations.

Test yourself

- 1. Write the particular solution for the current in the circuit of **Fig. 103**, but with $C = 150 \mu$ F, $R = 4.7 k\Omega$ and an initial pd of 6 V. Find (a) the pd across the capacitor 1 s after discharge has begun, and (b) the current 2 s after discharge has begun.
- Find the rise time for the circuit of Fig. 105, if U = 10 V,

 $C = 10 \ \mu\text{F}$ and $R = 39 \ \text{k}\Omega$. Rise time is defined as time for the pd across the capacitor to rise from 10% of *U* to 90% of *U*.

3. In the circuit of **Fig. 107**, but with $R = 4.7 \text{ k}\Omega$ and L = 20 mH, a steady voltage of 1 V is applied until t = 0. Then the voltage is changed instantly to 5 V. Calculate the current 2 μ s later.

Answers to Test yourself (Part 11)

1. $z_{11} = 6.67 \ \Omega; z_{21} = 4 \ \Omega;$ $z_{12} = 4.67 \ \Omega; z_{22} = 7.47 \ \Omega.$

- 2. $z_{11} = 9.83 \angle -5.57^{\circ};$ $z_{21} = 1.17 \angle 77.59^{\circ};$ gain = 0.12 $\angle 83.16^{\circ}.$
- 3. $h_{11} = 50 \text{ k}\Omega; h_{21} = 125; h_{12} = 1/3;$ $h_{22} = 833 \text{ } \mu\text{s}.$



Fig. 108



Fig. 109

ELEKTOR ELECTRONICS JANUARY 1994

SCIENCE & TECHNOLOGY

Coding for GSM

By Brian P. McArdle

1. Introduction

The term GSM stood originally for Groupe Special Mobile. The meaning Global System for Mobile communications has been adopted recently as this is now considered to be a more accurate description. It is the new form of cellular telephone system intended to replace the present TACS. The purpose of this article is to review the coding methods for voice and data.

The GSM projects was commenced in 1982 by CEPT in order to design a pan-European cellular telephone system which could be operated throughout western countries. It was not the first cellular network as systems, such as TACS, were already in operation by a number of administrations. However, these other systems tended to be confined and mobile units could not be used outside their own countries. Since international travel, especially between countries of the EC, had become commonplace, a clear requirement existed for a pan-European system. There was the added advantage that one system would reduce the difficulties of manufacturers who were attempting to cater for the specifications of different national systems. The EC wished to eliminate barriers to trade between member states and, consequently, the concept of just one system fitted in with these policies.

The TACS system uses narrowband frequency modulation (NBFM) for voice communication. The frequency range is 935-960 MHz for base stations and 890-915 MHz for mobile units. During a call, the mobile transmits on a specific channel and receives from the base on another dedicated channel simultaneously. The frequency separation between the two ranges permits duplex operation. In both ranges, the channel spacing is 25 kHz. The frequency deviation at 9.5 kHz is unusually high, but frequencies are assigned to avoid interference between adjacent channels. However, the system differs from business radio in that specific channels are not assigned to individual users. Unknown to users, base and mobile stations exchange control signals on control channels that are reserved for this purpose and are not used for voice communications. A roaming mobile monitors the base control channels and selects the strongest signal. It identifies itself to the selected base on a mobile control channel in order to ensure that all appropriate calls are routed to that particular base. If the mobile moves away into another cell where a different base has a stronger signal, the procedure is repeated. While the voice channels use frequency modulation, the control signals are transmitted using digital modulation (PSK - phaseshift keying) at 8 kbits/second. Some control signals are sent over the voice channels but, in general, the two operate separately.

In GSM, the voice and control channels both use digital modulation. It is an all digital system. The techniques for modulation and coding are examined in sections 2 to 5. The comments expressed are purely personal.

2. Control channels

GSM has two basic types of channel: TRAFFIC for voice and data, and CONTROL. The term LOGICAL is sometimes applied. Both types use burst transmissions and Time Division Multiplexing (TDM) as required. Every burst takes a total of 577 microseconds. A PHYSICAL channel means a sequence of such time slots for communication of a full message between base and mobile stations. This is not a radio-frequency channel as the frequency can be altered. A frame is a prescribed sequen ce of eight bursts where a caller is assigned to one in every eight slots. Thus, eight callers are multiplexed together with respect to time. These points are further explained in Sections 3 and 4. For operation of a GSM unit, a user is not aware of the complicated signalling procedures for implementation.

A control channel can be broadcast (3), common (3) or dedicated (8). The functions are not examined in this article as the emphasis is on coding. Each channel can have more than one application. It could contain a combination of frequency correction, synchronization and broadcast information (e.g., for base station identification). For example, a synchronization burst (148 bits) is transmitted by a base on the Broadcast Synchronization Channel with the format

Tail bits(3)	Encrypted bits (39)	Synchronization sequence (64)	Encrypted bits (39)	Tail bits (3)	Guard period (8.25)
-		577 micros	econds		*
-		156.25 bit 1	periods		

Tail bits can be taken as '0' unless otherwise stated. The guard period is to permit a unit to power down on termination of a burst. The first six bits after the tail bits represent the base's identifier and so on. The term'encrypted bits' refers to the information bits that are encrypted (Appendix 1) before modulation and transmission. Alternatively, an access burst(88) is transmitted on a Common Control Channel as follows

Tail	Synchronization	Encrypted	Tail	Guard
bits(8)	sequence (41)	bits (36)	bits (3)	period (68.25)

In this particular case the tail bits are extended to length 8: 00111010 and the 41 synchronization bits are also specified. It should be noted that the various signals do not contain the same number of useful bits, but the total duration remains constant.

An interesting point is that frequency hopping is in use. It is implemented on mobiles. However, this is not the spread spectrum form where a radiofrequency signal is deliberately spread across a bandwidth much larger than required for a message. In true spread spectrum the bandwidth is independent of a message, but is determined by a prescribed modulating signal. In GSM, the channel does not remain the same for the duration of a message. Unknown to a user, the channel changes automatically on receipt of a specific signal. The hopping occurs between the time slots when a mobile is not transmitting. The main purpose of hopping is to maintain the maximum possible level of spectrum efficiency. However, the fact that a full message is transmitted on a number of channels helps to minimize the effect of a poor channel (e.g., due to a high noise level or an interfering signal).

The control signals undergo encoding procedures similar, but not identical, to those for voice and data. These are discussed in the next two sections.

3. Voice communications

GSM is an all digital system, which means that the speech signals must be digitized. At present, there is one speech codec, known as RPE-LTP, in use. Another codex, which would reduce the number of bits by half, is still under development.

The full rate codex uses Linear Predicitive Coding (Appendix 3). It suffices to state that the codex is a good representation of human speech. The analogue audio signal is sampled every 20 milliseconds and a block of 260 bits is formed as follows

$\begin{array}{c} Class \ 1 \ (182) \\ d_0 \ d_1 \ d_2 \ \dots \ d_{181} \end{array}$	$\begin{array}{c} Class 2 (78) \\ d_{182} d_{183} d_{184} \dots d_{259} \end{array}$
---	---

where d_0 and d_{259} are the MSB and LSB respectively. Class 1 is particularly important and undergoes a series of encoding operations.

Class 2 remains unprotected. An analysis of the method of selection of each class is not necessary to understand the coding procedure. Both classes eventually form a new block which is input to the encryption unit (Appendix 1). The various steps can be summarized as follows

.		code	& tail bits	code	
260	182	185	189`	378	
L	Class	2			_

The cyclic encoder uses a generator polynomial $(x^3 + x + 1)$ to deduce three check bits from the polynomial $(d_0x^{52} + d_1^{51} + ... d_{49}x^3 + c_0x^2 + c_1x + c_2)$. The check bits are chosen such that the residue polynomial is $(x^2 + x + 1)$. Refer to Appendix 5 for the mathematical background. If an error occurs in just one bit, there is a total of 53 possibilities. However, the check bits are limited to a total of eight possible combinations, including the case for no error. Obviously, further operations are required for an adequate level of protection. The new block is reordered according to

0	1	 90	91	92	93	94	95	 184	185	186	187	188
d_0	d_2	 d ₁₈₀	c ₀	c_1	c ₂	d ₁₈₁	d ₁₇₉	 d ₁				
u ₀	\mathbf{u}_1	 u90	u91	u ₉₂	u93	u94	u ₉₅	 u184	0	0	0	0

The even-numbered data bits from 0 to 180 are placed in the first 91 positions. The odd-numbered bits are in the last 91 locations in reverse order before the tail bits which are set to '0'. The convolutional encoder generates a new block according to the equations

 $\begin{array}{l} v_{2n} \! = \! (u_n + u_{n\!-\!3} + u_{n\!-\!4}) \, mod \, 2 \\ v_{2n+1} \! = \! (u_n + u_{n\!-\!1} + u_{n\!-\!3} + u_{n\!-\!4}) \, mod \, 2 \end{array}$

for n = 0 to 188 and the block size is doubled. Class 2 bits are placed in positions 378 to 455. At this point, a fundamental data block is fully constructed. The blocks are interleaved by reordering and scattering the bits over a total of eight blocks. Transmission of a NORMAL BURST is of the form

Tail	Data	Flag 1	Training	Flag 2	Data	Tail	Guard
3	57	1	sequence 26	1	57	3	8.25
	encry	pted		encrypt	ed		

The effect of interleaving is that 57 bits are from the original block and the remaining 57 are from the next block. A training sequence is included between the useful information bits. This takes part in the modulation, but not in the encryption process and need not be considered further. Two flags are added for control purposes since control signals are sometimes transmitted on traffic channels. As per Section 2, GSM has very extensive signalling requirements and, consequently, traffic signals must double up as control channels when the deignated control channels have insufficient space for additional signals. For voice or data (Section 4), both flags are set to '0'. If flag 1 or 2 is set to '1', then the even or odd numbered bits respectively carry control information. Hence, the term 'stealing flags' is applied. A full block of 456 bits has eight flags added to produce a final size of 464.

GSM makes extensive use of Time Division Multiplexing. Successive bursts, as per the previous NORMAL BURST, are not from the same caller. A traffic channel contains eight different callers in successive time slots and a slot corresponds to a burst. Each caller has one in every eight slots.

The reader is referred to ETSI Specification I-ETS 300 031 for an exact description. The speech codec is an improvement on ADPCM (Appendix 2) which is widely used for digital communications. Decoding procedures are not analysed as they are left to the manufacturers. This is in line with normal practice of late. Most decoding algorithms will probably be based on the syndrome method. A previous article in this magazine⁷ has some relevant examples on the above convolutional code.

GSM offers a major improvement in the level of confidentiality,

ELEKTOR ELECTRONICS JANUARY 1994

even without encryption, due to the complicated signalling arrangements, frequency hopping and multiplexing of messages. Low-cost equipment, which can monitor the TACS system on NBFM, is useless against GSM. Even with the speech codec and decoders installed, a scanner would still have to be capable of identifying the appropriate control signals and a particular burst among a total of eight over a complete cycle in order to eavesdrop on a particular conversation. It is quite likely that test and monitoring equipment will become so sophisticated that it could be designed and made only by the GSM manufacturers.

Data communications

GSM is not limited to speech, but has the facility to transmit data at the following rates:

(a)	full	rate	ats	9.6	kbits	second
(6A /		1000	*** *		********	0000110

(b) full rate at 4.8 kbits/second

(c) full rate at 2.4 kbits/second

(d) half rate at 4.8 kbits/second

(e) half rate at 2.4 kbits/second.

Since the coding procedures are very similar, the analysis is confined to (a) and (b).

For (a), the information is input as 60 bits every five milliseconds. Four blocks are chained together to generate a 240 bit block which is processed as follows:

Input	►4 blocks		- Convolutio	onal-Reduction to 45	66
		bits	code		
60	240	244	488	456	

The convolutional code uses the same two equations as in Section 3 to double the block size. The bits in locations 11 to 42 are removed to produce a reduced block of 456. This block is interleaved such that the bits are distributed over 19 blocks. Transmissions are in the format of a NORMAL BURST.

For (b), the input is 60 bits every 10 milliseconds. The procedure is:

Input-	► Tail-	► 2 blocks	Convolutional Interleaving
	bits		code
60	76	152	456

The tail bits are included within the 76 bit block as follows:

Data	Tail	Data	Tail	Data	Tail	Data	Tail
d0-d14	bits	d ₁₅ -d ₂₉	bits	d30-d44	bits	d45-d59	bits
15	4	15	4	15	4	15	4
u ₀				.		1	. u ₇₅

Another block is generated as per above and entered into positions 76 to 151. A convolutional code trebles the block to 456:

 $\begin{array}{l} v_{3n} = (u_n + u_{n-1} + u_{n-3} + u_{n-4}) \mbox{ mod } 2 \\ v_{3n+1} = (u_n + u_{n-2} + u_{n-4}) \mbox{ mod } 2 \\ v_{3n+2} = (u_n + u_{n-1} + u_{n-2} + u_{n-3} + u_{n-4}) \mbox{ mod } 2 \end{array}$

and is interleaved, encrypted and transmitted in the format of a NORMAL BURST. A simplified decoding method is demonstrated in Appendix 6.

For voice and data, the encryption operation occurs after the other encoding operations and just before the modulation process. This is not the standard configuration. Generally, error control encoders are the last step before modulation and transmission. The arrangement suggests some form of stream encryption where an error in transmission has no effect on the decryption operation. An error in one bit remains a single error which can be corrected by the convolutional code. (In block encryption, a single error could affect an entire block.) It also indicates that the radiofrequency signals should be transmitted on reliable interference-free channels. Frequency hopping (Section 2) should be of assistance in maintaining communications.

5. Modulation

The method of modulation is Gaussian Minimum Shift Keying (GMSK). The term 'Gaussian' refers to the shape of the modulating waveform. After the encryption unit, the bits are sent to the modulator for digital modulation of a radio frequency carrier. In order to indicate start and stop positions in the process, the modulator has the facility to add dummy bits to the stream of data bits. This consists of a sequence of 1s before and after the data burst and the modulator behaves as if these dummy bits are input in the standard manner. For electronic implementation, the bits are turned into bipolar form (1 and -1) as per the following equations and filtered to generate the modulating signal.

$$q_n = (p_n + p_{n-1}) \bmod 2$$

 $s_n = 1 - 2q_n.$

The last equation represents a differential operation since s_n becomes the difference between the current bit at stage n and the previous bit. In electronic terms, the s_n s are Dirac pulses which are input to a filter with very specific characteristics. Its response is designed to generate pulses with a Gaussian shape which, in turn, are used to phase-modulate a radiofrequency carrier. The transmitted signal in the **time domain** is of the form

 $x(t) = \sqrt{(2E/T)} \cos \left[\omega t + \theta(t) + \theta_0\right]$

where θ represents a random phase shift and can be assumed to be constant for the duration of a burst. The modulation is $\theta(t)$ and produces a phase shift and side bands in the unmodulated carrier. The other terms are

E = energy per modulation bit ω = angular frequency of the carrier T = duration of one bit BT = 0.3 where B = 3 dB bandwidth.

The maximum phase shift per modulation bit is 90° and the modulating index is less than 0.5. Hence, the term 'minimum' reflects the electronics restrictions of the modulation process. The effect is that the radio frequency spectrum is compressed in comparison with the older techniques of angle modulation (frequency and phase modulation). For example, the first sidelobe is 23 dB below the level of the main transmission, whereas in PM this figure is 13 dB. Obviously, there must be a high level of precision in the interpretation of phase changes. In the specification for radio transmission and reception, there is a requirement for phase accuracy. A burst in the process is 156.25 bit durations and the modulation rate is 270.83 kbits/second. The reader is referred to ETSI Specification I-ETS 300 032 for a detailed analysis.

6. Radio frequency characteristics

GSM has two bands for dual frequency operation. A base station transmits on one of the 124 channels in the range 935–960 MHz and receives on another channel in the range 890–915 MHz. For mobile operation, these two bands are reversed. To safeguard other services in adjacent bands, channels 1 and 124 are normally not used. In each band the channel spacing is 200 kHz with eight separate messages, either voice or data, multiplexed on to the same channel as per Sections 2 and 3. Each frame of a message is allocated a time slot of 577 microseconds for transmission of 156.25 bits. The transmission rate is so fast that adjacent channels cannot be operated within the same general area (e.g., between adjacent cells). It is recommended that a separation of at least 400 kHz be applied.

Due to the high frequency range, the transmitted signals are propagated from base to mobile and vice versa by multipath rather than directly. They arrive in the general area of a mobile with random variations in level and different delays. In the immediate vicinity of a mobile there are further variations mcaused by local reflections, diffractions and the arrival angle. Over distances of around 10 metres, the criterion for a wide-sense stationary process is satisfied. For test purposes, propagation models have been developed for different environments: urban, rural, and hilly terrain, but are outside the scope of this paper. It suffices to state that special difficulties are encountered for high bit rates at high frequencies and the GSM system has been designed to cope with these problems. The frequency hopping mechanism (Section 3) is an attempt to maximize the chances of reliable communications by moving a user through successive electronic channels during a full message.

There are various classes of units for different applications. Base stations are available in eight ranges from 2.5 watts to 320 watts. There are five classes of mobile from 0.8 watts to 20 watts. Some are fitted with an integral antenna and others have a socket for connection to an external antenna. In transmit mode, the ouput spectrum is determined by two main effects: modulation process owing to the use of burst type modulating signals and switching transients due to frequency hopping. For the first effect, there is a table of values for various power levels (e.g., an emission at 400 kHz from the nominal transmit frequency should be 58 dB down for a unit with an integral antenna and 60 dB for a unit with an antenna connector). For the second effect, there can be inaccuracies in trying to distinguis between a transient and a spurious emission and, consequently, the two are considered together. The peak transmitted power in specific bandwidths (e.g., 10 kHz, 30 kHz and 100 kHz) at designated frequencies (inside and outside the GSM bands) from the nominal transmit frequency must be within certain limits. A base or mobile in the transmit mode must not emit more than 250 nanowatts at the designated frequencies in the range 9 kHz to 1 GHz. For the range 1 GHz to 12.75 GHz, the level is increased to 1 microwatt. For a mobile in the idle mode, the figures are 2 and 200 nanowatts respectively. Both sets of test are quite complicated and this explanation is only intended to present an overview of the output spectrum of a GSM system.

In general, the radio frequency characteristics are very in volved and the reader is referred to ETSI Specification I-ETS 300 033.

7. Summary

This article only covers the coding aspects of GSM from the point of radio communications. The comments are purely personal and a reader should consult the specifications for the exact position.

Although GSM was originally intended as a pan-European system, it will probably be a number of years before users can transfer automatically between states. Roaming by a mobile as it moves between states was included in the draft, but this could take some years. The proposals were very ambitious, which resulted in complex equipment standards. Introducin g and developing any type of new service, which must be operated on a national scale throughout a country, will remain a major undertaking. The fact that many states already had cellular systems did not automatically turn GSM into a modification. Despite the difficulties, GSM is an outstanding achievement of design and development for the Europe of tomorrow.

References

- Cellular Communications for Data Transmission M. Flack and M. Gronow, NCC Blackwell (1990).
- Digital Communications (3rd Edition) John G. Proakis, McGraw-Hill International Edition (1987).
- Analog and Digital Signal Processing and Coding P.M. Grant, C.F.N. Cowan, B. Mulgrew and J.H. Dripps, Chartwell-Bratt (1989).
- 4. Error Control Techniques for Digital Communications Arnold M. Michelson and Allen H. Leveresque,

- ISDN Explained John M. Griffiths, John Wiley and Sons (1990).
- Cryptography and Data Security Dorothy Denning, Addison-Wesley (1982).
- 7. Elektor Electronics, January 1993

Appendix 1: Encryption techniques

This article does not examine the method of encryption after the formation of the eight sub-blocks from the 456 bits as per Section 3. However, controversies have arisen over the A5 Encryption Algorithm. There is the difficulty that the encryption and decryption operations have not been published as a specification in the usual manner. The algorithm is restricted to manufacturers and is available only to certain categories of personnel. A few general remarks should provide an overview.

The most widely know encryption algorithm is the US Data Encryption Standard (DES) introduced in 1977 for the encryption of computer data. The input block is 64 bits and, in early applications, was usually constructed from eight ASCII characters of eight bits per character. It is a block cryptosystem operating on groups of bits rather than on individual bits (i.e., stream cryptosystem). The operation is fixed with the exception of a key block of 56 bits. Any combination of bits can be used and, therefore, there are 2^{56} possible keys. The particular key in use is the secret information of the cryptosystem. The key block is sub-divided into 16 separate internal keys, which are applied to the input block in 16 steps to generate the output block of 64 bits. The decryption operation to



Fig. 1a. Stream encryption system. The method of generating key bits is the secret information and must not be known by an unauthorized user.



Fig. 1b. Linear feedback shift register. The incoming bit on the left is given by

$$K_n = \sum_{j=1}^{n} L_j K_{n-j} \mod 2$$

 $L_j = 1$ or 0 for the latch closed or open respectively. Since addition modulo 2 is a linear operation, the feedback logic is the linear variety.

49

recover the original block is the same process, but the 16 sub-keys are applied in reverse order. Since the standard is over 16 years old, it is no longer considered suitable for many applications. ETSI is now developing new algorithms for its own particular requirements. However, the DES remains a milestone in the development of modern secrecy systems and has been used as a basis for further designs. It should be around in updated versions until the year 2000.

GSM is believed to use as shift register with non-linear feedback logic similar in principle to that in **Fig. 1**. It does not use a DES type block system. For a shift register of *r* stages (i.e., JK flip-flops) there are

1. 2^{2^r} possible feedback arrangements. If r = 3, then $2^3 = 8$ and $2^8 = 256$. The possible sequence of states in the operation of the shift register is

State	:	000	001	010	011	100	101	110	111
Successor 1	:	000	000	001	001	010	010	011	011
Successor 2	2.	100	100	101	101	110	110	111	111.

Each state has two possible successor as an incoming bit is 1 or 0. In reality, a shift register is designed such that each state has a unique predecessor and successor. This means that each state occurs only once in a complete cycle of states (i.e., period). Thus, the number of different feedback arrangements is reduced to $2^{2|r-1|}$. For r = 3, $2^4 = 16$. If the logic required to implement a particular sequence must consist of AND and OR operations, this is known as NON-LINEAR. In mathematical terms, they are represented by non-linear functions.

- 2. 2^r feedback arrangements with linear logic. The arrangement consists of latches and an EXCLUSIVE-OR operation to represent addition modulo 2. Each flip-flop of the register is connected through a latch, which is open or closed, to the addition operation. Obviously, if a latch is open, the corresponding state of the register has no effect on the generation of an incoming bit. It is the simplest form of feedback logic and the most commonly used by circuit designers. One of the principal applications is in the generation of pseudo-random binary sequences.
- 3. $(2^{r}-1)$ linear feedback arrangements which do not generate the state all zeros.
- 4. $\phi(2^r-1)/r$ linear feedback arrangements which generate maximum length sequences of period (2^r-1) . ϕ is Euler's Totient Function.

The main reason for using non-linear logic is security. The techniques of cryptanalysis are considerably more effective against linear than non-linear logic. For example, the encryption operation of **Figure 1** is given by $C = (P + K) \mod 2$. Since the operation is linear, decryption is given by $P = (C + K) \mod 2$. In the same manner, K can be deduced from a known pair as follows: $K = (C + P) \mod 2$ and the secret information has been compromised. This could apply to a full sequence of key bits. It is a general guideline that linearity is the main cryptographic weakness in a system. It is the friend of hackers and the enemy of designers. **Figure 1** is intended to illustrate the overall category and should not be taken as accurate representation of the techniques in GSM.



940009 - 11



Appendix 2: Adaptive differential pulse code modulation (ADPCM)

Figure 2 illustrates the general principles, but is not a detailed circuit. The main point is that the output is not merely a sampled version of the input sequence. The difference between the input and a prediction is quantized to produce another signal. It should be noted that x_n , y_n and e_n are digital numbers and not bits. The output, e_n , will always have at least a quantization error. In non-mathematical terms, the original signal is sampled very often and the difference between each sample and a predicted value of what the sample should be is quantized and transmitted.

The process of prediction is critical for accuracy and depends on the assumption that any two successive samples and their corresponding predicted values do not differ too much. Consequently, the rate of sampling must be sufficiently high for this assumption to remain valid. There can be a major variation over a large number of samples. In fact, the process must be able to handle wide changes as a voice signal can vary substantially in level and frequency. In general, x_n and x_{n-1} should be very similar. Then, if the deduction of y_n by the predictor is accurate, the difference $(x_n - y_n)$ is small. The difference signal is quantized into e_n , which is transmitted. The result is a reduction in the number of bits which would be required to transmit x_n as ordinary PCM.

The simplest form of prediction is based on a recursive filter type operation as follows

$$y_n = \sum_{j=1}^{r} a_j \hat{x}_{n-j}$$

where r is the number of stages in the prediction process and the a_j s are the prediction coefficients. y_n is an estimate of x_n as per the previous paragraph and \hat{x}_{n-j} is the reconstructed estimate of the original input at stage (n-j). The coefficients are calculated by a minimization of the Mean Squared Error (MSE). Consider a simplified process where y_n can be replaced by ax_{n-1} .

$$\begin{split} \text{MSE} &= \mathbf{E} \; (x_n - y_n)^2 = \mathbf{E} \; (x_n - a x_{n-1})^2 \\ &= \mathbf{E} \; (x_n^2) - 2 a \mathbf{E} \; (x_n x_{n-1}) + a^2 \mathbf{E} \; (x_{n-1}^2). \\ \text{d/d} a(\text{MSE}) &= -2 \mathbf{E} (x_n \; x_{n-1}) + 2 a \mathbf{E} \; (x_{n-1}^2) = 0 \end{split}$$

The expectations can be replaced by autocorrelation functions deduced from N input samples as follows

$$R(k) = \frac{1}{N} \sum_{j=1}^{N-k} x_j x_{j+k}$$

for k = 0 and 1. The same principle can be used for a predictor with a number of stages. Algorithms have been developed to allow automatic calculation. In an adaptive configuration, the values would not be constant.

CCITT Recommendation G.721 gives the process required to turn straight PCM at 64 kbits/second into ADPCM at 32 kbits/second. The adaptive quantizer has 15 levels producing an output block of four bits (three for magnitude and one sign bit) per input. For a sampling rate of 8 kHz, the transmission rate is 32 kbits/second. The quality of speech is only slightly lower than PCM, but the considerable reduction in the number of output bits more than compensates. Recommendation G.722 turns analogue voice in the range 50 Hz to 7 kHz into SB-ADPCM at 64 kbits/second. The frequency band is split into two sub-bands and each is encoded using ADPCM. Further analysis is outside the scope of this paper and is not needed for GSM, which uses Linear Predictive Coding (Appendix 3).

Appendix 3: Linear Predictive Coding (LPC)

This is quite different from ADPCM in that the original signal or a compressed version is not transmitted. The input is sampled and the samples processed as if they had been generated by an all-pole

digital filter type operation. In this requirement, LPC is very similar to ADPCM at the input stage. However, the methods differ considerably beyond this point. The main advantage in LPC is that the number of bits required to represent a sam ple is greatly reduced when compared to PCM. At present, the principal application is in speech codecs.

Figure 3 shows the general technique, but should not be taken as an accurate representation of a very complicated process. In PCM, the signals are analysed in the time domain. However, LPC uses the frequency domain and the output block is primarily a representation of the spectral information of the voice sample. Coarse spectral information is represented as the equivalent of filter coefficients similar to the overall model in the equations of Appendix 2.

Refer to voice communication in GSM. The codec is known as RPE-LTP. The voice is sampled every 20 ms and the actual output signal is a 260 bit block, which is processed as in Section 3 and input to the modulator (Section 5). The block is a representation of a number of different characteristics of human speech as per the previous paragraph. Since the characteristics vary in importance, the bits are not of equal value. For signal processing, the block is divided into two main categories – 182 bits are knows as CLASS 1 and the remaining 78 as CLASS 2. These two sub-blocks are processed separately in accordance with the various operations in Section 3. There is a considerable difference between LPC at 260 bits every 20 ms (i.e., 13 kbits/second) and ADPCM at 32 kbits/second. LPC has major advantages and further research is needed.

Appendix 4: Integrated Services Digital Network (ISDN)

This has no direct connection with GSM, but it is envisaged that the two systems will be able to interface with each other. GSM is cellular radio, whereas ISDN is designed to provide a very comprehensive range of telecommunication services, especially data, via the public telephone network. It does not have a radio facility. Although voice is still the principal form of traffic, data has been growing steadily over the years. The requirement for the integration of voice and data within the same service was essentially market driven.

ISDN is an all digital system from ened to enmd. The voice is digitized using ADPCM and transmitted along with other data on a traffic channel at 64 kbits/second. This type of channel is known as the B Channel to signify bearer. Control signals are transmitted at 16 kbits/second on a different channel, called the D Channel. The standard interface consists of two B Channels, which are totally separae from one another, and one D Channel. Hence, the term 2B+D is often used.

Appendix 5: Cyclic codes

Let:

 $\begin{array}{l} n = \text{block size} \\ (x^n+1) = \text{modulus} \\ g\left(x\right) = \text{generator polynomial} \\ w\left(x\right) = \text{code word represented by a polynomial of degree} \\ \left(n-1\right) \text{ or less.} \end{array}$

In the majority of applications of such codes, g(x) and w(x) are factors of $(x^n + 1)$. The check bits are chosen such that g(x) divides w(x). In Section 3 the position is as follows:



Fig. 3. General arrangement for LPC codec.

n = 53 and $(x^{53} + 1)$ is the modulus

$$g(x) = (x^3 + x + 1).$$

There is a total of eight residue polynomials: 0, 1, x, (x + 1), $(x^2 + 1)$, $(x^2 + x)$, $(x^2 + x + 1)$. The mathematical properties of the encoding operation are:

$$\begin{aligned} (x^{53}+1) &= A(x) (x^3+x+1) + (x^2+x+1) \\ w(x) &= d_0 x^{52} + d_1 x^{51} + d_2 x^{50} + \dots + d_{49} x^3 + c_0 x^2 + c_1 x + c_2 \\ &= B(x) (x^3+x+1) + (x^2+x+1). \end{aligned}$$

Thus, $(x^{53} + 1)$ and w(x) have the same residue polynomial modulo $(x^3 + x + 1)$. In Set Theory, they are in the same equivalence class. Any element of such a class is fully representative of that class.

Appendix 6: Convolutional code

From the equations in Section 4:

 $u_{n-2} = (v_{3n} + v_{3n+2}) \mod 2$

 \therefore $u_n = (v_{3n+6} + v_{3n+8}) \mod 2.$

The sequence of calculations at both ends is

Transmitter

 $v_{3n} = u_n + u_{n-1} + u_{n-3} + u_{n-4} \bmod 2$

ELEKTOR ELECTRONICS JANUARY 1994

 $v_{3n+1} = u_n + u_{n-2} + u_{n-4} \mod 2$

 $v_{3n+2} = u_n + u_{n-1} + u_{n-2} + u_{n-3} + u_{n-4} \bmod 2$

Receiver

 $u_{n-2} = v_{3n} + v_{3n+2} \mod 2$

 $u_{n-1} = v_{3n+3} + v_{3n+5} \mod 2$

 $u_n = v_{3n+6} + v_{3n+8} \mod 2$

If an error occurs in v_{3n+6} or v_{3n+8} , such that the calculated u_n is incorrect, this can be detected by calculating v_{3n} , v_{3n+1} and v_{3n+2} from the deduced u_{n-4} , u_{n-3} , u_{n-2} , u_{n-1} , and u_n . If these do not equal the values received, u_n should be corrected.

MONOCHROME VGA ADAPTOR

Today, the choice of a monitor for your PC is limited to monochrome VGA or colour VGA. Both types of monitor are driven by a VGA video card which supplies analogue colour signals. This article discusses a low-cost adaptor that gives a significant improvement in grey value rendering when a monochrome display is connected to a VGA card.

Design by T. Scherer

THE decisive factor in the choice between a colour and a monochrome (black and white) monitor is usually cost. If the budget is tight, most beginning computer enthusiasts opt for a monochrome display, which, they are informed by shop assistants, is capable of translating colour drive signals into corresponding shades of grey.

There are two good reasons to choose a monochrome VGA display. Firstly, it is considerably cheaper than a colour type, the price difference being of the order of $\pounds100-200$. Secondly, colour may not be required, for instance, if your work on the PC is limited to word processing.

Most modern PCs have a built-in 256-colour VGA card. Just in case you think you have missed out on a few developments in the PC scene, anything 'below' VGA, i.e., CGA, EGA, MGA and Hercules, is hopelessly out of date, obsolete, and simply not used any more. Today's standard is the VGA video card, which is almost invariably a colour system, and usually capable of emulating all of the older standards. Although a monochrome mode is available on most VGA cards, this is rarely if ever used because it is a very poorly supported feature. So, colour it is, but how will it look on a monochrome monitor?

Unfortunately, if a monochrome monitor is connected to a VGA card, the resulting picture quality leaves much to be desired, mainly because the monitor translates the intensity value of a particular colour into a corresponding grey level. Alas, this conversion is far from perfect, and some colours are virtually lost. Even a cursory look at the problem reveals that it is caused by imperfections in the design of the link between the VGA card and the monochrome display. The fault is fairly obvious: the monitor looks at only one colour signal supplied by the VGA card, while the other colour signals are simply not used. Fortunately, this shortcoming is easily overcome with a circuit that costs next to nothing, yet gives a significant improvement in the quality of the picture as it appears on your monochrome VGA screen.

The eyes have it

The picture quality on a monochrome VGA screen driven by a VGA card can be optimized by ensuring that every colour is properly converted into a cor-



Fig. 1. Luminance summing network in which input and output impedance requirements have been disregarded.



responding grey level. As already mentioned, most inexpensive monochrome VGA monitors use only one colour signal, usually red or green, to write the picture. The result of this far too simple conversion is that some picture details are completely lost, while others appear as black blocks.

A proper conversion of the three primary colour signals, R, G and B, into a monochrome picture can be achieved at practically no cost. All you require are a couple of resistors that combine the three colours into a composite signal. However, the signals can not be coupled just like that, and the values of the resistors need to be given some consideration.

The human eye has different sensitivities for the three basic colours, red (R), green (G) and blue (B). Extensive research has shown that the brightness, or luminance (Y), of a picture must be composed as follows:

Y = 0.3R + 0.59G + 0.11B.

The equation shows clearly that up to 40% of the picture contents are lost if, for instance, only the green component is used to generate the Y signal. Obviously, a colour picture can only be faithfully displayed on a monochrome monitor if the colour components are added ('summed') at the ratios given by the above equation.

The circuit

Turning the above theory into practice, i.e., implementing the summing network, is not as easy as one would expect. A complicating factor is the need of maintaining an impedance of about 70 Ω at the monitor input and each of



Fig. 2. The same as Fig. 1, but taking into account a certain input and output impedance.



Fig. 3. From theory to practice. Circuit diagram of the monochrome VGA adaptor.



Fig. 4. Prototype of the adaptor network fitted into a 15-way sub-D connector.

the outputs on the VGA card. Figure 1 shows a network that complies with the above luminance equation, but pays little attention to the characteristic impedance requirement. This creates a mismatch between the monitor and the VGA card. Inevitably, some resistors have to be added to make sure that both the card and the monitor 'see' an impedance of 70 Ω. Figure 2 shows an extended schematic in which resistors R_{m1}, R_{m2} and R_{m3} serve to correct the terminating impedance of the VGA card, while resistor Rms does the same for the source impedance of the monitor input.

The number crunching needed to come up with the correct resistor values was left to a computer. The result is shown in Fig. 3. It will be noted that R_{ms} and R_{m2} shown in Fig. 2 are missing. The reason is simple: they have such a high value (>10 k Ω) as to have no effect on the effective impedances. Fortunately, it was possible to round off the resistance values such that ordinary resistors from the E12 series could be used (resistor R3 consists of two 120- Ω resistors connected in series). Although 1% resistors may be used, the conversion accuracy of the network is more than sufficient if you use 5% types.

With some dexterity, the six resistors may be built into the monitor's sub-D15 plug, provided this is not a moulded, riveted or otherwise completely sealed type. To cut down cost, many monitor manufacturers omit non-used pins on the D15 connector. Unfortunately, that means that you have to purchase a new connector.

Before you start soldering, cover the inside of the connector with insulating tape. This prevents short-circuits with the metal layer which is often damped onto the plastic connector hoods. The photograph in **Fig. 4** shows the author's prototype of the adaptor.

After installing the VGA adaptor network, the monitor should show a picture with perfect grey levels, and no picture elements missing. If not, check the settings of the VGA card, and those of the brightness and contrast controls on the monitor. As regards the VGA card, be sure to have this running in 256-colour mode, not, of course, in any of the (primitive) monochrome modes.



The switching unit described here is capable of controlling up to seven mains-powered loads with the aid of commands received via telephone. Any tone-dialling (DTMF) telephone set or hand-held tone dialler may be used to send commands to the switching unit, and remotely control a wide range of mains appliances in and around the home. With personal access code and system feedback!

Design by F. Zapf

58

THE circuit is connected to the telephone network* just like any normal telephone set. On being called, the circuit waits a predetermined number of ring signals, and then answers the call (electrically, it 'lifts the receiver'). Next, it waits for a pre-programmed system access code, which the caller must transmit with the DTMF keypad on his telephone.

The unit is capable of switching up to seven loads on and off. By virtue of relays, high voltages and currents may be switched, so that loads may include mains-powered ones. Reception of the correct system code is acknowledged with a short tone, which the caller can hear. Next, load number '1', for instance, a coffee machine, may be switched on by pressing the '1' key two times. The same load is switched off by dialling 1 and then 0. The status of load '1' (on or off) may be called up by pressing 1 and then 2 on the DTMF keypad. The switching unit responds to this by two short tones to signal that the load is on, or a single long tone to signal that the load is off. The control of the other six loads is identical to that of load '1', i.e., the channel (load) number is dialled first, then 0 or 1 for switching off or on, or 2 to request the channel status. An exception is formed by number 8: dialling this number allows you to switch all channels on or off simultaneously. On/off status requesting does not work in this mode.

The circuit

The heart of the circuit diagram, given in **Fig. 1**, is formed by an 8031 microcontroller. The computer control section sits between a telephone interface circuit and a power switching interface. An integrated DTMF decoder Type MV8870 (**Fig. 2**) decodes the tone dialling codes received via the telephone line.

The telephone line interface consists of two parts: one to detect the ring signals that enables the unit to answer the call at the right moment, and another to receive and transmit tones via the telephone line.

The ringing signal detector is relatively simple. A bridge rectifier, D3-D6, connected to the telephone lines ('a' and 'b') turns the ringing signal (an alternating voltage) into a pulsating direct voltage, which is smoothed by C3, and limited to 15 V with the aid of zener diode D7. The direct voltage across D7 supplies the LED in optocoupler IC7, with resistor R9 acting as a current limiter. During the ringing signal, the collector of the phototransistor in the optocoupler (pin 8) is at ground potential. The microcontroller, IC1, interrogates the state of the optocoupler output signal via port line P1.7. To suppress error pulses, the low level at the optocoupler output is also used to trigger monostable multivibrator (MMV) IC6. The MMV's monotime is started by the ringing signal, and supplies a logic high level to microcontroller pin INTO/P3.2 for about 10 seconds. This is the period available for transmitting codes to the switching unit. As long as the circuit has not 'lifted the receiver', i.e., as long as relay Re1 is not energized, the MMV is triggered again via the RET connection.

The coupling with R7-C2 ensures that the ringing signal detector responds to alternating voltage only. Any direct voltage levels that may exist between terminals 'a' and 'b' are ignored. An LED, D10, provides a visual indicator for the call and DTMF signals.

When the microcontroller has counted the programmed number of ringing pulses, it responds by pulling output P1.6 logic high, which causes relay Re1 to be energized via R6 and T1. This means that the switching unit 'lifts the receiver', i.e., answers the

^{*} The term 'telephone network' in this article refers to a closed system installed in the home or office. The switching unit described here is **not** BT type-approved for connection to the Public Telephone Network (PTN).



Fig. 1. Circuit diagram of the telephone-controlled DTMF switching unit — a typical microcontroller application circuit based on a 8031.



Fig. 2. Internal structure and pinning of the M-8870 DTMF decoder from Teltone (second source: Plessey Semiconductors).

call. Consequently, the series network relay contacts. The current flowing winding is connected to the positive R4-R5 and the primary winding of tele- through this network is sufficiently supply voltage via R1, while the other phone line transformer Tr1 is con- large to maintain the connection. One end is connected to ground via R2 and nected to the 'a' and 'b' lines via the end of the transformer secondary T2. This means that rectangular volt-

			COMPONENTS LIST	
Re	sistors:		1 zener 15V/400 mW D7 1 Mains transformer 15V/8V	'A
2	8kΩ2	R1;R2	1 LED red 3mm (e.g., Monacor/Monarch ⁴	
10	10kΩ	R3;R6;R10;	(w. mounting clip) D10 VR8115)	Tr2
		R17-R23	6 LED green 3mm 1 Crystal 3.579545MHz	X1
1	470Ω	R4	(w. mounting clip) D20-D26 1 Crystal 12MHz	X2
1	820Ω	R5	9 BC547 T1;T2;T4-T10 1 Heat-sink SK129/25	
1	560Ω	R7	1 BC516 T3 1 Type 'Power Manager' cas	se:
1	22kΩ	R8	1 8031 or 80C31 IC1 Conrad ⁶ order code 99900	08-11
2	2kΩ7	R9;R11	2 74HC573 IC2:IC3 1 Printed circuit board and E	PROM
2	1MΩ	R12;R13	1 27C64 (order code 6271, set order code 9340)54 (see
1	390Ω	R14	6271; see page 70) IC4 page 70)	
1	4MΩ7	R15	1 74HC00 IC5	
4	100kΩ	R16;R31;R32;	1 4047 IC6 ¹ Chesilvale Ltd. 10 Woodland	d Boad
		R35	1 CNY65 IC7 Clifton, Bristol BS8 1 UO, Tele	phone:
7	1kΩ2	R24-R30	1 M8870 (Teltone) ^{1:5} or (0272) 736166 fax (0272) 736	516
1	39kΩ	R33	MV8870 (Plessev 2 2001 Electronic Components	(0438)
1	56kΩ	R34	Semiconductors) ² IC8 742001: Celdis Ltd. (0734) 58	5171 ESD
1	270kΩ	R36	1 7812 IC9 Distribution (0279) 441144 Fa	imell
			1 7805 IC10 Electronic Components (0532)	636311
Ca	pacitors:		Gothic Crellon Ltd. (0734): Se	miconduc-
4	100nF MKT	C1:C2:C8:C18	Miscellaneous: tor Specialists (LIK) (0895) 444	5522
11	100nF ceramic	C11-C17:C22:	1 Fuse 100mA slow F1 United Ltd (0438) 312393	JULL,
		C23:C26:C27	1 PCB terminal block ³ ElectroValue Unit 3 Central	Trading
1	22uF/35V radial	C3	nitch 5mm K1 Estate Staines Middlesev TM	118 1112
1	10uF/10V radial	C4	1 14-way box header and Telenhone: (0784) 442253 Ea	v: (0784)
2	47pF	C5.C6	IDC socket K2 460320	u. (0704)
1	4uE7/16V radial	C7	2 16-way boyheader and 4 Monacor Nederland BV P.O.	Box 10
2	100uF/25V radial	C9·C24	IDC socket K3:K12 6580 AA Malden Holland Te	lophono:
1	470uF/10V	C10	8 PCB terminal block (+31) 80 585400 Eax: (+31) 8	0 594700
2	10pE/1500V MKT	C10·C20	o FOD terminal block, (+31) 00 505400, Fax. (+31) 0	0 564790.
2	1000uE/35V radial	C21:C25	1 V22027 A0002 A101	09,
2	1000μ17559 Ταθίαι	021,025	(Sigmano)35 (DDDT: 0300 AD IVUIII, Holidilu, Fax. 1	(+31) 45
Sor	niconductore		(Siemens) ⁵⁵ (DFD1, 10)/(250)/(5A) Bot 6 Coord Electronic Nederland	DU DO
1	B40C1500/1000	P1	7 V02107 P0000 A101 Per 10 7500 AA Enclosed	BV, P.O.
2	Zeper 5\/6/400m\/	D1.D2	(Sigmana)35 (CDDT)	Tolland.
16	11/11/18	D2 D6:D0:D0:	(Siemens)** (SPD1; 1ei (+31) 53 282000. Fax: (+3	1) 53
10	114140	D11 D10	12V/20UV/5A) He2-He8 283U/5.	
		011-019	1 VLL3/151* 1/1	

ELEKTOR ELECTRONICS JANUARY 1994



TELEPHONE-CONTROLLED SWITCH

ages generated by the controller on line T0/P3.4 are coupled directly on to the telephone network lines. Two zener diodes, D1 and D2, limit the voltage across the secondary winding to safe levels.

The received DTMF signals are capacitively coupled to the decoder, ICs. The external components that enable the M8870 DTMF decoder to operate reliably are limited to four resistors, a capacitor and a quartz crystal. The four decoder outputs, Q1-Q4, supply a bit pattern that corresponds to the received DTMF number, sign or letter. The structure of the bit pattern is given in **Table 1**. The 4-bit DTMF code is applied to the microcontroller via port lines P1.0 to P1.3.

The microcontroller has its external address (EA) line tied to ground, and fetches its instructions from an external 8-KByte EPROM Type 27C64. The address and data signals are demultiplexed at port P0 by an 8-bit latch Type 74HC573. A RAM IC is not found in this application, since it is not required to store large amounts of data. The only two user programmable parameters, the number of ringing signals and the 'access code', are conveniently stored in the controller's internal RAM. A second 8-bit latch with three-state outputs, IC2, allows the controller to output 8-bit words. Seven of the eight latch output bits Q1-Q8 are used to control relays Re2 to Re8 and LEDs D20 to D26 via driver transistors T4-T10. Both the relays and the LEDs are 'commoned' to the 12-V positive supply rail. This enables 'true' logic to be used, i.e., a logic one at latch output Q1-Q7 switches the associated relay on. Flyback diodes D13-D19 protect the switching transistors against backe.m.f. surges produced by the relay coils when these are switched off.

The power supply of the telephonecontrolled switch is conventional, and based on fixed voltage regulators. The 12-V and 5-V supply voltages used for the relay sections and the digital sections respectively are derived from a single mains transformer with a secondary voltage of 15 V.

Construction

The artwork of the single-sided printed circuit board designed for the telephone controlled switch is shown in **Figs. 3a and 3b**. The board consists of two parts. One accommodates the mains transformer, the power supply and the relays, the other, the tele-

Fig. 3a. Component mounting plan of the printed circuit board designed for the telephone-controlled switch.

TELECOMMUNICATIONS

62

phone line interface and the microcontroller circuit. Before you start fitting parts, separate the two boards by cutting.

Populating the boards is straightforward since the component densities are fairly low. It is good practice to start with the low-profile parts, followed by the taller and larger ones.

On the component overlay, small triangles indicate the position of pins '1' of boxheaders or pin headers K2, K3 and K12. Boxheaders are preferred here because of their greater stability and orientation notches, which make it impossible to insert the flatcable connector the wrong way around.

The channel activity LEDs, D20 to D26, are not fitted on to the board. It is suggested to mount these LEDs on to the enclosure front panel, near the device on/off switches, and connect them to the board via a length of flat-cable and press-on (IDC) connectors.

The eight connectors marked with asterisks (*) in the wiring diagram in **Fig. 4** are the seven mains sockets to which the loads are connected, and the mains input socket.

Mechanical construction

The presence of the mains voltage in the circuit rules that the enclosure of the telephone-controlled switch be electrically safe in all respects. To meet this requirement, and to keep mechanical work to a minimum, the prototype of the telephone-controlled switch was built into a 'Power Manager' case supplied by Conrad Electronics. This case is basically an on/off switching unit for seven mains powered devices. The case only contains wiring, a mains inlet, seven switches plus neon lamps, and seven mains sockets to which appliances are connected. The switches on the front panel allow each appliance to be individually switched on and off. The case contains no electronic parts, only electromechanical parts and wiring.

The holes in the relay board are located such that the board is easily secured on to the mounting screws for the mains socket strip in the Power Manager case. The board is secured with the aid of M4 (4-mm) PCB standoffs and screws. The other board is fitted on to the enclosure bottom plate with the aid of PCB spacers, nuts and screws. Finding a suitable location for the board is not a problem because there is plenty of space.

The actual construction of the



ELEKTOR ELECTRONICS JANUARY 1994

Fig. 3b. Track layout (direct reading) of the PCB designed for the telephone-controlled switch.



Fig. 4. Circuit diagram of the power supply and mains/switching sections.

Power Manager case is a little unusual. The switches and the mains sockets are fitted on to the angled front and rear part, respectively, of the cover plate. Since all wires run underneath the cover plate, travelling the distance between the switches and the sockets, the free space inside the case is almost fully crossed by wires. If you want to construct your switching unit like our prototype, it is, unfortunately, necessary to install completely new wiring, and bundle wires in neat trunks.

Operation

Apart from the central on/off switch and the channel on/off switches on the front panel, the telephone-controlled switch has no local controls. All commands reach the unit via the telephone line in the form of DTMF codes generated on a telephone set with a tone dialling keypad, or a pocket tone dialler. Commands are, obviously, only accepted if the unit has answered the call. Wrong commands or pauses longer than 10 seconds cause the unit to transmit a long signal and then ring off.

As already mentioned, the commands consist of two numbers pressed on the telephone keypad. The first number is the channel number, 1 through 7, and the second number is either 0 (channel off), 1 (channel on), or 2 to request the on/off status of the channel.

Pressing 8 followed by 0 or 1 switches all channels off or on respectively.

The **system access code** is a kind of personal identification number (PIN) that prevents non-authorized use of the switching unit. To program or reprogram the system access code, wait for the unit to answer your call, and then dial ***1**. The unit responds with two short signals. You now have several options. Pressing # disables the access protection, and clears the existing access code. This is confirmed by the unit producing a long and a short signal, and then ringing off.

To overwrite or program an access code for the first time, the desired code is entered following the *1. The code can have up to eight numbers, and the unit confirms reception of each of these by a short signal. The sequence is terminated by pressing the # key. which, consequently, can not be part of the system access code. On receipt of the # tone, the unit transmits a long and a short signal. Pressing # is not required if the access code consists of exactly eight numbers. The new access code is retained until it is overwritten, or the unit is switched off and on again. When this happens, the access

code is automatically changed into 123456.

The **number of ringing pulses** is programmed by calling up the unit, and then pressing ***2**. The unit will respond by transmitting two short signals. Next, enter the desired number of ringing pulses before the unit will answer a call. First enter the tens (0, 1 or 2), then the units (1 through 9). Each

Cey	OE	Q4	Q3	02	01
1	1	0	0	0	1
2	1	0	0	1	0
3	1	0	0	1	1
4	1	0	1	0	0
5	1	0	1	0	1
6	1	0	1	1	0
7	1	0	1	1	1
8	1	1	0	0	0
9	1	1	0	0	1
0	1	1	0	1	0
*	1	1	0	1	1
#	1	1	1	0	0
A	1	1	1	0	1
В	1	1	1	1	0
С	1	1	1	1	1
D	1	0	0	0	0
other	0	*	*	*	*

acceptable entry is confirmed by the unit transmitting a short signal. Reception of a wrong number causes the unit to transmit a long signal and then break the telephone connection. If the number of ringing pulses is accepted, the unit responds with an interrupted signal, whereupon it rings off. The programmed number is retained until it is overwritten, or reset to the default value of 6 when the unit is switched off and on again.

The third special function is the **DTMF transmitter test**, which is invoked by calling the unit, and pressing ***3**. In this mode, the unit responds to the number pressed on the telephone by generating a corresponding number of short signals, for instance, four if your press the '4' on your telephone. Pressing the *****, **#** or letter code (A-D) keys should produce 11, 12 or 13 through 16 short signals. A pause longer than 10 seconds prompts the switching unit to ring off.

Table 1. M8870 DTMF decoder output codes as a function of received tone pair. The OE (output enable) input allows all outputs to be switched to high-impedance. Telephone-controlled switch (January 1994 - p. 58)

The address of Chesilvale Ltd. in the Components List on p. 60 should read: Unit 3, Maes Glas Industrial Estate, Newport, Gwent NP9 2NN: Telephone +44 (0)633 223 552; Fax +44 (0)603 223 948.

High sensitivity frequency counter/finder

Quantek Electronics have introduced a high sensitivity pocket size frequency counter/finder, Model FC2000, capable of measuring frequencies from 1 MHz to 2.4 GHz.

Conventional frequency counters typically have a specified sensitivity of 10 mV, whereas that of the FC2000 is <1 mV between 10 MHz and 850 MHz and is typically 225 μ V at 150 MHz. This enables the FC2000 to be used for measuring transmitted radio frequency signals as well as for laboratory bench measurements.

The compact and rugged design of the FC2000 makes it ideally suited for use by field service engineers, radio amateurs, scanning receiver owners for frequency finding, and counter surveillance operators.

The FC2000 has a bright 8-digit LED display, two gate times, hold function, charge and gate LEDs, $50-\Omega$ BNC input, internal 700 mAh NiCd batteries, and is supplied complete with a.c. mains adaptor/charger and telescopic BNC antenna.

The FC2000 costs £119 + £5 p&p and is available direct from Quantek Electronics, 3 Houldey Road, Birmingham, England B31 3HL. Telephone +44 (0)21 411 1821; Fax +44 (0)21 411 2355.

Mitsubishi 38000 Series of 8-bit microcontrollers from Highland Technology

Available from Highland Technology is the Mitsubishi 38000 Series of 8-bit microcontroller, which includes general-purpose types as well as devices designed specifically for controlling vacuum fluorescent and liquid crystal displays.

The controllers are designed for ease of use and versatility, with ROM, RAM, I/O and control registers all within the same address space to allow data transfer and operation to be performed by common instructions.

The devices can operate in either single-chip mode, accessing only internal memory, or in expanded and external memory modes in which I/O ports become address, data and control lines, mapping external memory and peripherals.

Further details from Highland Technology, Albert Drive, Burgess Hill, England RH15 9TN. Telephone +44 (0) 444 236 000; fax +44(0)444) 236 641.

TOR 1502 Digital Multimeter

The TOR 1502 Digital Multimeter is an easy-to-use, hand-held, high-accuracy meter, all range and functions of which are selected by rotary switch and displayed on a large 23 mm 3¹/₂ digit liquid crystal display. Among its features are: frequency testing up to 1 MHz, capacitance testing in five ranges up to 99.9 µF; when used in conjunction with any of the optional K-type thermocouples, it has a wide temperature testing range of -20 °C to 1300 °C. With automatic positive and negative indication, diode test, over-range indication, overload protection, low battery indication, continuity beeper and current testing up to 10 A, it is particularly useful for all kinds of service engineering, test management and laboratory applications. The TOR 1502 is supplied complete with test leads and instruction manual.

Full details from TOR Technologies,

TOR House, Earl Shilton, Leicester, England LE9 7DG; Telephone +44 (0)455 844 114; Fax +44 (0)455 844 116.

GENERAL NEWS

Piracy on the high CDs

Recent IFPI (International Federation of the Phonographic Industry) figures show that the number of pirated CDs illegally printed or imported into the UK reached 700,000 in 1992. In 1991 there were hardly any.

CD piracy is increasing dramatically throughout Europe – IFPI research suggests there were 13 million illegal discs in 1991 and nearly 19 million in 1992 – and whilst the number of illegal discs sold in the UK last year amounted to only 1% of total sales, that figure is expected to increase greatly this year both here and in Europe.

With the growth of the domestic and commercial multimedia and CD-ROM markets, it can not be long before they, too, become noticeably affected by illegal counterfeiting – with resultant revenue loss to publishers, game-ware producers, film companies, and others.

Disctronics, Europe's leading independent CD manufacturer, have sailed to the rescue with the introduction of a low-cost and effective counter measure which identifies the CD as being genuine and also prevents a disc from being copied. They have announced their ability to print holograms in colour on CDs. This not only provides security – it is virtually impossible to copy a hologram ble to copy a hologram without extremely sophisticated (and expensive) equipment – but the discs also look highly attractive. More importantly, it allows the customer to identify the genuine product and avoid buying a sub-standard imitation.

Integrating this hologram into the CD has been developed by Disctronics by placing the optical security information on the same side as the sound/data track. It will also include hidden optical information for the independent evaluation requirements of the trading standards authorities.

Disctronics is one of the pioneers of the CD-ROM and multimedia revolution. Last December, they became the first company in the world to produce Video-CD (the use of digital compact discs with film footage) to the agreed White Book Standard. This allows CDs to be played on all platforms, including Commodore Amiga CD32, CDi and Multimedia PC.

For consumers, this will mean that they can buy any Video-CD player in the knowledge that it will play not only their music CDs, but also open up the huge range of Video-CDs which will be coming on to the market in the next few months – including fiolms, games-ware and music videos.

Further information from Disctronics UK CD-ROM Division, Southwater Business Park, Worthing Road, Southwater, England RH13 7YT. Telephone +44 (0)403 732 302; fax +44 (0)403 732 313.

DX TELEVISION

A two-monthly column by Keith Hamer and Garry Smith

SUSTAINED openings throughout August gave way to a dramatic drop in sporadic-E activity within the first few days of September. On the whole, the season has been a satisfying one for most long-distance TV enthusiasts, despite it being a comparatively short one.

68

Reception from the Middle East has been less favourable for DX-ers in the United Kingdom this season, whereas in Europe Iranian transmissions have been regularly identified on channels E2, E3 and E4. To make up for this, enthusiasts in the United Kingdom have witnessed at least three transatlantic openings this season, albeit short ones. Although late August is not traditionally an 'exotic' period, the 22nd brought in 525-line signals on channels A2 and A3 for ten minutes for Simon Hamer in New Radnor (Powys). During the same opening, Band III sporadic-E signals were evident from Iceland on channels E6 and E7, and later from Denmark on channel E5. This is the only reported incidence of Band III sporadic-E reception so far this season. Simon had virtually an identical pattern of reception in early June 1988, and two days later signals from Algeria, Libya and Tunisia were seen in Band III. Unfortunately, these signals were not around on this particular occasion!

August 21st was also an actionpacked day, with continuous reception from early morning until late at night. Signals were first noted from Scandinavia, then Central Europe, with favourable reception from stations to the south-east and south during the early evening.

September saw a sudden decline in activity with signals mainly from the south on the 4th and 5th. The last opening of any significance occurred on the 10th with signals from Scandinavia and Spain in evidence throughout the day.

Reception reports

Tim Webbs (New Romney) watched excellent-quality tropospheric signals from Belgium, France and the Netherlands on September 8th, using an Antiference XG14 wideband array, without a masthead amplifier. Of particular importance was his reception of 'Zuid-Holland TV', a new regional station on channel E49 with an ERP of around 10 kW. At the time of his reception (1845 UTC), colour bars were being transmitted. Iain Menzies (Aberdeen) has recently returned from the French Alps, with news of DX-TV possibilities there. During his visit, Iain logged NRK, TVE, RTP and some stations from the former Yugoslavia in Band I. Tropospheric reception on channel E4 from La Dôle in Switzerland, and a French station just above E4 (channel L4) were evident. RAI Uno on channels IA and IB also appeared by tropospheric enhancement on some evenings.

Chris Howles (Erdington) reports a mystery 'JRT BGRD-1' (Serbia) PM5544 test card seen on channel R2 during the second half of August. The test pattern was floating with other known channel R2 signals, thus confirming the frequency. One possible explanation is that an Eastern European country was relaying Serbian TV from Eutelsat II-F4. The Serbian TV logo 'PTC B1' has also been seen on channel R1 by other enthusiasts.

Marc Vissers (Belgium) has received most of the 'usuals' this summer, such as TVE-1, RTP-1, RAI UNO, OK-1 (Russia) and HTV-1 (Croatia). In addition, some rarer signals were noted including MRT-1 (Macedonia), and surprisingly TV Shqiptar (Albania) on channel C. This latter transmitter is no longer listed in the WRTH 1993, but the station was identified by the PM5534 test card, indicating that it is still on-air.

Stephen Michie (Bristol) comments that August was quite reasonable with CIS programmes being seen from Latvian transmitters. Stephen queries Latvia's TV transmitters listed in publications such as the WRTH, and wonders whether these are locally produced services or relays of Ostankino TV (Russia). The identifications used on the G-204 test pattern are also causing concern for may DX-ers. The different idents seem meaningless, and do not indicate the country of origin.

At 1237 UTC on August 15th, Stephen noticed an announcer on channel E4 with the initials 'MRT' in the top right-hand corner of the picture. This signal is thought to have originated from the Pelister transmitter in the south of Macedonia.

Bernd Trutenau (Lithuania) has corrected a news item concerning Lithuania. The channel R11 transmitter is no longer atop the parliament building in Vilnius (it was originally installed there for security purposes during the



Swedish programme schedule received by Bob Brooks via sporadic-E on channel E2.

period of occupation of the facilities of Lithuanian Radio and TV in 1991). Channel R11 programmes are now broadcast from the main TV/FM tower in Vilnius from where the other TV programmes are also aired.

Log for August

Sporadic-E reception occurred on most days throughout the month, but only the more prolonged openings are shown below.

12.08.93: Sporadic-E signals between 0605 and 1447 UTC; Sweden E3; Norway E3 and E4; Spain E3; Denmark E3; many unidentified signals on channels R1 and R2.

14.08.93: Reception from 0705 until 1705 UTC: Spain E3 and E4; Italy IA and IB; Czech Republic R2; Hungary R2; Poland R1; Switzerland E2.

21.08.93: An excellent all-day opening between 0844 and 2250 UTC with signals from Sweden E2 and E3; Norway E3; Poland R1, R2 and R3; Denmark E3; Hungary R2; Italy IA and IB; Spain E2, E3 and E4; Portugal E4; Czech Republic R1; Corsica on channel L3.

15.08.93: Signals between 0719 and 0815 UTC: Czech Republic R1; Austria E2a; Italy IA and IB; Norway E2 and E3; Macedonia E4; Germany E2.

22.08.93: Sporadic-E reception between 0851 and 1916 UTC included: Norway E2, E3 and E4; Sweden E2, E3 and E4; Denmark E3, E4 and E5; Poland R1, R2 and R3; Czech Republic R2; Slovakia R2; Spain E2; CIS R1, R2, R3 and R4; Albania IC; USA/Canada A2 and A3; Iceland E3, E4 and E6.

23.08.93: Reception from 0715 until 1330 UTC included: Iceland E4; Portugal E2 and E3; Spain E2, E3 and E4; Italy IA; Hungary R1.

25.08.93: Sporadic-E noted between 0740 and 2105 UTC included: Sweden E2, E3 and E4; CIS R1, R2, R3 and R4; Italy IA and IB; Rumania R3; Poland R1; Finland E4.

26.08.93: Reception between 0845 and 2030 UTC: Norway E2 and E3; Sweden E2 and E3; Portugal E3; Spain E2 and E3; Czech Republic R1; Slovakia R2; Slovenia E3; Germany E2.

30.08.93: Countries identified from 0619 until 1700 UTC included: Italy IA and IB; Corsica L2; Spain E2 and E3; Czech Republic R1; CIS R2; Sweden E2, E3 and E4; Norway E2 and E3; Finland E3; Iceland E3.

Log for September

04.09.93: Sporadic-E reception mostly around midday: Norway E4; France L2 and L3; Spain E2, E3 and E4.

10.09.93: Norway E3; Sweden E2; Spain E2 and E3 (including various regional news programmes around midday).

The DX-TV logs were kindly supplied by Andrew Jackson, Stephen Michie, Simon Hamer, Bob Brooks, Garry Smith and Barry Bowman.

German DAB plans shelved

Plans for the introduction of DAB (Digital Audio Broadcasting) in 1995 have been shelved by ARD due to a shortage of funds. It seems that 1997 will be the earliest possible starting date, depending on whether the EC or the German government will help to finance the project. It will cost at least DM 30 million just to vacate channel E12, which is the part of Band III where DAB transmissions would be.

Service information

Belgium: BRTN is to reduce its airtime as part of a drastic cost-cutting exercise. Needless to say, plans for the introduction of morning television and the extension of afternoon transmissions have been shelved. This is mainly as a result of fierce competition from its commercial rival, VTM, with the resultant loss of advertising revenue. BRTN intends to reinformation. committed to main education and general entertainment programmes rather than move downmarket, presumably resisting American 'satellite-style' TV. imports and However, BRTN could face further problems when new rules allow Dutch services to be distributed by cable.

The Belgian government is to allow an increase in power (400 W maximum) for 50 MHz amateur operation, with no restrictions on the type of transmitting aerial used.

France: Two new channels (one educational, the other news) may soon be launched by TF1. The educational channel will broadcast during the day via the former La Cinq transmitters, which at present broadcast ARTE from late afternoon onwards.

Netherlands: Programmes are being shown as early as 0700 local time via the NED-1 network.

Omroep Fryslan, a local TV service in the province of Friesland, is planning to

Identification caption received by Bob Brooks from the Eesti TV (Estonia) transmitter at Tallinn on channel E2.

be on the air from January 1994, but initially the service will only be available via cable. The proposed channels for the service (from the Franeker transmitter) are E22, E25 and E28 with a maximum ERP of 300 kW.

'Zuid-Holland TV' ('ZH-TV') is now on test on channel E49 with an ERP of approximately 10 kW. The proposed starting date was September 1st, 1993, but by late September test transmissions, consisting of colour bars (with the identification 'NOZEMA', 'KANAAL 49' and 'ZUID-HOLLAND TV') were continuing. At present, a temporary 'standby' Marconi transmitter is in use, but the final transmitter will be located at the PTT tower at Rotterdam-Waalhaven, with the aerials mounted at a height of 200 m ASL.

The Dutch publisher VNU and the Luxembourg television company CLT are launching the country's second commercial channel, RTL5, which will offer sport, films and 'adult' entertainment. This new service will originate in Luxembourg.

Germany: SW-3 is now showing a 'Wetterpanorama' after closedown for the benefit of tourists. The information covers many areas of southern Germany. A new private regional TV service called 'Schamoni-TV' is coming on-air soon in the Berlin area. The studios are located at the foot of the Alexanderplatz TV tower.

Austria: ORF-2 now shows a 'Wetterpanorama' programme during the morning.

Luxembourg: The Dudelange transmitter on channel E7 is currently operating with an ERP of 130 kW.

Switzerland: Only the SSR-1 (French language) network seems to show the FuBK test card at switch-on; the DRS and TSI networks show text pages (Text Vision). All three networks open at 0600 UTC without an opening sequence or identification logo, and switch straight to 'Euronews'. The same pictures are shown via the three networks with sound straight in the appropriate language, either French, German or Italian, depending on the network. **Sweden:** SVT-1 has been showing colour bars with a special test transmission announcement. A PM5544 test pattern headed 'TV1' has been radiated, as well as the usual 'SVERIGE' PM5534.

Portugal: The new names for the Portuguese first and second networks are 'Canal 1' and 'TV-2' respectively.

Finland: MTV has launched a special news programme called 'Talousuutiset', which reports on various issues about the economy. It commenced in August, and is screened after the regular news on MTV-3 on Mondays at 1920 (local time) and on Tuesday to Friday at 2220 (local time). Local television broadcasts have commenced in Närpiö. They have also been available in Kristiinankaupunki from August 16th.

Slovakia Republic: The STV-1 transmitter at Bratislava/Kamzik is now using CCIR system B with 5.5 MHz sound spacing.

Poland: TVP-2 will commence using the PAL colour system from January 1st, 1994. There are many SECAM-only receivers still in existence, but the type of compensation for viewers with these sets has yet to be agreed.

Moldova: TV Moldova is relaying various satellite services at the following local times: 1000-1015: news from TRT (Wednesday and Friday Euronews); 1700-1715: News from TV5. The channel R3 transmitter at Chisinau/Straseni is reported to have an ERP of 800 kW!

Jordan: A teletext service has now been introduced.

Iraq: Iraq Television International plans to establish a DBS satellite service using Arabsat and Eutelsat transponders from the end of 1993. Coverage will extend to more than 35 countries in Asia and Europe.

Israel: The franchises for a commercial second network (Channel 2) have been awarded to three of the seven groups that tendered for the licence — after a wait of more than 15 years!. The proposed opening of Channel 2 is planned for October. Each franchise owner will be allocated two days per week for broadcasting, with Saturdays assigned to the three groups in rotation.

Samoa: The TV New Zealand Pacific Service and its transmission subsidiary BCL have helped establish 'Televise Samoa', which went on-air last May.

This month's service information was kindly supplied by Gösta van der Linden and the BDXC, Netherlands; Reflexion, Germany; Garry Smith, UK; Pertti Salonen, Finland; Roger Bunney, UK; Andrew Emmerson, UK; Thomas Pahlke, Germany; Bernd Trutenau, Lithuania.

Please send any news about DX-TV in your part of the world to: Keith Hamer, 7 Epping Close, Derby DE3 4HR, England.